## Code Generation Algorithm \#2

## Focus on one Basic Block at a time

- Ignore all other basic blocks
- Generate best possible code for the basic block
© Harry H. Porter, 2006

CS-322 Target Generation, Part 2

## Code Generation Algorithms \#2 and \#3

Focus on one Basic Block at a time

- Ignore all other basic blocks
- Generate best possible code for the basic block


## Register Strategy:

- Store all LIVE variables in memory between basic blocks.
- Within each basic block...

Use registers for variables and computation, as necessary

- Each basic block will use registers independently of other basic blocks

Q: Why store all variables at the end of each Basic Block? Why not leave them in registers?

CS-322 Target Generation, Part 2
Q: Why store all variables at the end of each Basic Block? Why not leave them in registers?

A: Each Basic Block is processed in isolation.
A variable might be put in different registers in different blocks


Q: Why store all variables at the end of each Basic Block?
Why not leave them in registers?
A: Each Basic Block is processed in isolation.
A variable might be put in different registers in different blocks


An Alternate Approach:
Assign " $x$ " to one register for the entire routine
. But that ties up a register for too much time!
© Harry H. Porter, 2006

CS-322 Target Generation, Part 2
We Need 'Live Variable" Information!
We'll need to know which variables are LIVE at the end of each basic block

We'll only store LIVE variables at the end of each Basic Block

## We Need 'Live Variable" Information!

## We'll need to know which variables are LIVE at the end of each basic block

## Option 1:

Perform live variable analysis beforehand (during optimization phase)


CS-322 Target Generation, Part 2
We Need 'Live Variable" Information!
We'll need to know which variables are LIVE at the end of each basic block

Option 1:
Perform live variable analysis beforehand (during optimization phase)

## Option 2:



We'll only store LIVE variables at the end of each Basic Block

Assume every variable is live at the end of every basic block

## We Need 'Live Variable" Information!

## We'll need to know which variables are LIVE at the end of each basic block

## Option 1:

Perform live variable analysis beforehand (during optimization phase)


## Option 2:

Assume every variable is live at the end of every basic block

## Option 3:

Distinguish temporaries from normal variables...
Assume temps are not live between blocks.
Assume normal variables are live between blocks.
(For more precision, we may want to
distinguish which variables are in any Use( $\mathbf{B}_{\mathbf{i}}$ ) sets
© Harry H. Porter, 2006

CS-322 Target Generation, Part 2

## "Definition" and "Use" of Variables

A "Definition" of variable $x$ is an instruction that changes the value x :=
A "Use" of $x$ is an instruction that reads or uses the value


## The "Next-Use" Information

Consider a bunch of statements.
(Some of the statements define variables.)
For each "definition", we want to know...
What are its "Next-Uses"?
What statements "use" the value assigned in the definition?
Control flow must be able to go from the "definition"
to the "use" without any intervening "definitions".
For each statement, we want to know "What are its Next-Uses"?

| $104:$ | $y:=a+5$ | $\underline{\text { Defs }}$ | $\underline{\text { Next-Uses }}$ |
| :--- | :--- | :--- | :--- |
| $105:$ | $\cdots$ | $\ldots$ | $\ldots$ |
| $106:$ | $b:=y * b$ | 104 | $\{106,109,112\}$ |
| $107:$ | $\cdots$ | 105 | $\cdots$ |
| $108:$ | $\cdots$ | 106 | $\{109,110\}$ |
| $109:$ | $x:=b * y$ | 107 | $\cdots$ |
| $110:$ | $b:=b-x$ | 108 | $\cdots$ |
| $111:$ | $\cdots:$ | $\cdots$ | $\cdots$ |

11

CS-322 Target Generation, Part 2

## Next-Use Algorithm

## Goal:

Process a single basic block
Compute the Next-Use info
For each IR instruction...
$x:=y+z$
For each variable in the instruction...
e.g., $\mathbf{x}, \mathrm{y}, \mathrm{z}$

Determine...
Is the variable LIVE or DEAD after the instruction? If it is LIVE, then...

Is it used again in this block?
If so, where is it used next?
Assumption:
We already have LIVENESS info for all variables at the end of the block.


CS-322 Target Generation, Part 2

## Next-Use Algorithm

- Identify all variables used in this block.
- Use a table
 A temporary data structure, used only for this algorithm (Implementation Idea: Add fields to "VarDecl" to hold this info)
One entry for each variable For each variable, store...

Its current status
LIVE or DEAD
If LIVE, its next-use in this block
( $0=$ not used again in this block)

- Start with the LIVEness info at the BOTTOM of the block.
- Work through the block in reverse order instruction-by-instruction
- Update the table, as we go upward.

CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


CS-322 Target Generation, Part 2


## Algorithm (in more detail)

INITIALIZE the table
Use results from LIVE-VARIABLE ANALYSIS, if available
Else, set all variables to L(0) -- LIVE after this block
Go through the instructions in REVERSE order...
FOR each instruction DO
Let the instruction be:
5. t5 := t2 * t4
n. $\quad \mathbf{x}:=\mathrm{y}_{1} \oplus \mathrm{y}_{2}$

Look up the current status of each variable ( $x, y_{1}, y_{2}, \ldots$ )
Fill in the NEXT-USE info for this instruction.
Set the status of " $x$ " to " $D$ "
Set the status of " $y_{1}$ " to " $L(n)$
Set the status of " $y_{2}$ " to " $L(n)$ "
NOTE: Could have the same variable being DEFINED and USED: i $:=$ i +1

ENDFOR

Must set status of the DEFINED variable first;
Then set/change the status of the USED variables.
© Harry H. Porter, 2006

CS-322 Target Generation, Part 2

## The Point of This?

$\mathrm{x}:=\mathrm{y}-68$;

- If the defined variable is DEAD after this statement... Eliminate the statement.
- If the defined variable is LIVE, but has no Next-Use in this block...

No need to keep it in a register.
Write back to memory immediately.

- If a used variable is DEAD...

We can re-use its register.
Example:
<Assume y is in R4>
SUB $68, R 4$

MOV R4,x
Otherwise, use another register:
MOV R4,R5
SUB 68,R5
MOV R5, x

## Code Generation Algorithm \#2

- Generate code for each Basic Block in isolation.
- Assume that Next-Use info. is available (see previous algorithm).
- Go through the statements (in FORWARD order).
- Try to keep variables in registers...

Leave as long as possible in register.
Store back to memory only when necessary.
Some variables may be left in registers for several instructions.

- At the end of the basic block,

Move all LIVE variables back to memory.

## Data Structure:

From statement to statement, we need to remember...
For each variable:
Is it in a register? Which one?
For each register:
Which variable(s) does it contain, if any?
© Harry H. Porter, 2006
37

CS-322 Target Generation, Part 2

## Example

## IR Code Code Gen. Alg. \#1 Code Gen. Alg. \#2

t1 $:=43$ * a

t1 $:=t 1+7$

© Harry H. Porter, 2006

## Example

| IR Code | Code Gen. Alg. \#1 | Code Gen. Alg. \#2 |
| :---: | :---: | :---: |
| t1 := 43 * a | LD a,R1 |  |
|  | MUL 43,R1 |  |
|  | ST R1, t1 |  |
| t1 := t1 + 7 | LD t1, R1 |  |
|  | ADD 7,R1 |  |
|  | ST R1,t1 |  |
| $\mathrm{a}:=\mathrm{t1}$ * 4 | LD t1, R1 |  |
|  | MUL 4,R1 |  |
|  | ST R1, a |  |

© Harry H. Porter, 2006

CS-322 Target Generation, Part 2

| Example |  |  |  |
| :---: | :---: | :---: | :---: |
| IR Code | Code Gen. Alg. \#1 | Code Gen. Alg. \#2 |  |
| t1 : = 43 * a | LD | $\begin{array}{ll}\text { LD } & \text { a,R1 } \\ \text { MUL } & 43, R 1\end{array}$ |  |
|  | MUL |  |  |
|  | ST R1,t1 |  |  |
| t1 : $=$ t1 + 7 | LD t1,R1 |  |  |
|  | $\begin{array}{ll}\text { ADD } & \text { 7,R1 } \\ \text { ST } & \text { R1, } 11\end{array}$ | ADD | 7,R1 |
|  |  |  |  |
|  |  |  |  |
| Assuming t1 is LIVE at the end of the block, we need to store it. If t1 is DEAD, this instruction would be omitted! |  |  |  |

## Data Needed During Code Generation

## Register Descriptors

For each register, which variables are currently stored in the register?
Initially, all registers are marked EMPTY.

| R0 | a |
| :--- | :--- |
| R1 | EMPTY |
| R2 | x |
| R3 | $\mathrm{y}, \mathrm{t} 1$ |
| $\vdots$ | $\vdots$ |
| R31 | t2 |

## Variable Descriptors

For each variable, where is its value currently stored?

- Register(s)
- Memory
- Some combination

Initially, all variables will be marked in MEMORY.

| $\mathbf{a}$ | R0 |
| :--- | :--- |
| $b$ | MEM |
| $\mathbf{x}$ | MEM,R2 |
| $\mathbf{y}$ | R3 |
| t1 | R3 |
| t2 | R4, R31 |
| t3 | <nowhere $>$ |
| $\vdots$ | $\vdots$ |
|  |  |

© Harry H. Porter, 2006
41

CS-322 Target Generation, Part 2

## Code Generation Algorithm \#2 (Overview)

Initialize REGISTER-DESCRIPTORS to "EMPTY." Initialize VARIABLE-DESCRIPTORS to in "MEMORY." FOR EACH IR Statement DO

Let x be the defined variable (if any).
Focus on binary operators (others are similar)

Let $\mathbf{y}$ and z be the used variables (if any).

$$
\mathbf{x}:=y-z
$$

x := y
(At this point, the REGISTER-DESCRIPTORS if y < z goto ... and VARIABLE-DESCRIPTORS tell what is in regs and where the variables are stored.)

Step 1: Determine where we will be storing the result value.
Call it "DEST" $\quad$ DEST $=$ "R5"
Step 2: Move " y " into "DEST". $\longrightarrow$ LD $y, R 5$
Step 3: Figure out where " $z$ " is. Generate the instruction. SUB $z, R 5$
Step 4: Update REGISTER-DESCRIPTORS
and VARIABLE-DESCRIPTORS.
END FOR
Generate stores for all LIVE variables.
© Harry H. Porter, 2006
42

## Step1: Determine where to put the result...

In Register?
In Memory?

## Example IR instruction: a $:=\mathrm{b}-\mathrm{c}$

Might generate this:


SUB ...,R7
Or this:


## CS-322 Target Generation, Part 2

IF $\mathbf{y}$ is already in a register $\left(\right.$ call it $\left.R_{i}\right)$ AND
$\mathbf{y}$ is DEAD after this statement AND
$\mathbf{R}_{\mathbf{i}}$ holds no other variables THEN
DEST := $\mathbf{R}_{\mathrm{i}}$
Modify the descriptors to say that $\mathbf{y}$ is not in $\mathbf{R}_{\mathbf{i}}$ anymore.
ELSE IF any register is empty THEN
Let DEST $:=\mathbf{R}_{\mathbf{j}}$ (where $R_{j}$ is an empty register)
ELSE IF $x$ has a Next-Use in this block OR
the operator $\oplus$ requires a register for its destination THEN
Select an occupied register; call it $\mathbf{R}_{\mathbf{k}}$
How to choose $\mathrm{R}_{\mathrm{k}}$ ?
If the vars in some reg are also in mem, no spills necessary.
If the Next-Uses of vars in some reg are distant, choose it.
Generate SPILL instructions, as necessary.
Assume that REG-CONTENTS $\left[\mathrm{R}_{\mathrm{k}}\right]=\{\mathrm{v}, \mathrm{w}\}$
$\begin{array}{lll}\text { Generate: } & \mathrm{ST} & \mathrm{R}_{\mathrm{k}}, \mathrm{v} \\ \mathrm{ST} & \mathrm{R}_{\mathrm{k}}, \mathrm{w}\end{array}$
DEST := $\mathbf{R}_{\mathrm{k}}$
ELSE
No Next-Use in this block...
Put the result straight into memory.
DEST := "x"
END IF
© Harry H. Porter, 2006

## Step 2: Determine the location of " $y$ " and get " y " into DEST, if not already there.

IF y is in a register THEN
$\operatorname{LOC}_{\mathrm{y}}:=\mathrm{R}_{\mathrm{y}}$
ELSE

ENDIF
IF LOC ${ }_{y} \neq$ DEST THEN
Generate the instruction:
ENDIF

$$
\text { LD/MOV } \quad \mathrm{LOC}_{\mathrm{Y}}, \text { DEST }
$$


© Harry H. Porter, 2006
45

CS-322 Target Generation, Part 2

## Step 3: Generate the instruction

 that performs the actual operationLet $\mathrm{LOC}_{\mathrm{z}}$ be the location of " z "
(If " $z$ " is both in memory and a register,
we prefer to use the register.)
Generate the instruction
SUB LOC $_{z}$,DEST
(Or whatever operation is involved)
Update the VARIABLE-DESCRIPTOR for " x " ...to show that it is in DEST only.

If DEST is a register, update its REGISTER-DESCRIPTOR ...to show that it contains only " $x$ ".

## Step 4: Update REGISTER-DESCRIPTORs and VARIABLE-DESCRIPTORs for " $y$ " ${ }^{\prime}$ and " $z$ ". <br> IF $y$ is in a register (call it $R_{y}$ ) AND $y$ has no Next-Use in this block THEN <br> IF y is LIVE THEN <br> Generate a "SPILL" instruction <br> ST $\quad R_{y}, Y$ <br> END <br> Modify Descriptors to say that $\mathbf{y}$ is no longer in any register. <br> END <br> IF $z$ is in a register ... AND $z$ has no Next-Use ... <br> IF $z$ is LIVE ... <br> Generate a "SPILL" instruction $>$ Same for " $z$ " <br> END <br> Modify .. <br> END

© Harry H. Porter, 2006
47

CS-322 Target Generation, Part 2

## Special Case

The "assign" IR Instruction:

$$
x:=y
$$

Register Descriptors

If $\mathbf{y}$ is in a register...
Don't generate any code. Just modify the descriptors!

| $\vdots$ | $\vdots$ |
| :---: | :---: |
| R5 | y |
| R6 | x |
| $\vdots$ | $\vdots$ |
|  | $\vdots$ |

Variable Descriptors

| $!$ | $\vdots$ |
| :--- | :---: |
| $\mathbf{x}$ | R6 |
| $\mathbf{y}$ | $R 5$ |
| $\vdots$ | $\vdots$ |

## Special Case

The "assign" IR Instruction:
$x:=y$


Variable Descriptors

© Harry H. Porter, 2006
49

CS-322 Target Generation, Part 2

## At the End of the Basic Block...

After processing all IR statements in the Basic Block... generate "SPILL" instructions for any LIVE variables.

FOR each variable " $x$ " that is LIVE at the end of the Basic Block...
Look at x's Variable Descriptor
IF $x$ is only in a register THEN
Generate
ST $\quad R_{i}, x$
END
END

## Example

## IR Instructions: Target Code:



Register Descriptors

| R0 | empty |
| :--- | :---: |
| R1 | empty |
| R2 | empty |
| R3 | empty |
| R4 | empty |
| R5 | empty |

Variable Descriptors

| $a$ | MEM |
| :--- | :--- |
| $b$ | MEM |
| $c$ | MEM |
| $d$ | MEM |
| $t 1$ | - |
| $t 2$ | - |
| $t 3$ | - |

Assume DEAD after block
© Harry H. Porter, 2006


CS-322 Target Generation, Part 2

## Example

IR Instructions: Target Code:

| $\mathrm{t1}:=\mathrm{b}+\mathrm{c}$ |  |
| ---: | :--- |
| LD $\mathrm{b}, \mathrm{RO}$ |  |
| $D E S T:=R 0$ | ADD $\mathrm{c}, \mathrm{RO}$ |

Register Descriptors

| R0 | empty |
| :--- | :---: |
| R1 | empty |
| R2 | empty |
| R3 | empty |
| R4 | empty |
| R5 | empty |

Variable Descriptors

| $a$ | MEM |
| :--- | :--- |
| $b$ | MEM |
| $c$ | MEM |
| $d$ | MEM |
| t1 | - |
| t2 | - |
| t3 | - |

## Example

## IR Instructions: Target Code:

t1 $:=b+c$
$\xrightarrow[D E S T]{ }=R 0$ LD $\mathrm{b}, \mathrm{RO}$
DEST :=R0 ADD c,RO

Register Descriptors

| R0 | t1 |
| :--- | :--- |
| R1 | empty |
| R2 | empty |
| R3 | empty |
| R4 | empty |
| R5 | empty |

Variable Descriptors

| $a$ | MEM |
| :--- | :--- |
| $b$ | MEM |
| $c$ | MEM |
| $d$ | MEM |
| t1 | R0 |
| t2 | - |
| t3 | - |

Assume DEAD after block
© Harry H. Porter, 2006

CS-322 Target Generation, Part 2

## Example

IR Instructions: Target Code:

| $\mathrm{t} 1:=\mathrm{b}+\mathrm{c}$ |  |
| :---: | :--- |
| $D \mathrm{LD}$ | $\mathrm{b}, \mathrm{RO}$ |
| $D E S T:=R 0$ | ADD $\mathrm{c}, \mathrm{RO}$ |
| $\mathrm{t} 2:=\mathrm{b}$ * d |  |
| $D E S T:=R 1$ |  |

Register Descriptors

| R0 | t1 |
| :--- | :--- |
| R1 | empty |
| R2 | empty |
| R3 | empty |
| R4 | empty |
| R5 | empty |

Variable Descriptors

| $a$ | MEM |
| :--- | :--- |
| $b$ | MEM |
| $c$ | MEM |
| $d$ | MEM |
| t1 | R0 |
| $t 2$ | - |
| $t 3$ | - |



54

## Example

IR Instructions: Target Code:

| $\begin{gathered} \mathrm{t} 1:=\mathrm{b}+\mathrm{c} \\ D E S T:=R 0 \end{gathered}$ | $\begin{array}{ll} \text { LD } & b, R 0 \\ \text { ADD } & c, R O \end{array}$ |
| :---: | :---: |
| $\begin{aligned} & \mathrm{t} 2:=\mathrm{b} * \mathrm{~d} \\ & D E S T:=R 1 \end{aligned}$ | $\begin{array}{ll} \text { LD } & b, R 1 \\ \text { MUL } & d, R 1 \end{array}$ |

Register Descriptors

| R0 | t1 |
| :--- | :--- |
| R1 | empty |
| R2 | empty |
| R3 | empty |
| R4 | empty |
| R5 | empty |

Variable Descriptors

| $a$ | MEM |
| :--- | :--- |
| $b$ | MEM |
| $c$ | MEM |
| $d$ | MEM |
| $t 1$ | R0 |
| $t 2$ | - |
| $t 3$ | - |

Assume DEAD after block
© Harry H. Porter, 2006

CS-322 Target Generation, Part 2

## Example

IR Instructions: Target Code:

| t1 $:=\mathrm{b}+\mathrm{c}$ |  |  |
| :---: | :---: | :---: |
| $\bigcirc$ | LD | b, R0 |
| $D E S T:=R 0$ | ADD | c, R0 |
| t2 $:=\mathrm{b}$ * d |  |  |
| $\bigcirc$ | LD | b, R1 |
| $D E S T$ := R1 | MUL | d, R1 |

Register Descriptors

| R0 | t1 |
| :--- | :--- |
| R1 | t2 |
| R2 | empty |
| R3 | empty |
| R4 | empty |
| R5 | empty |

Variable Descriptors

| $a$ | MEM |
| :--- | :--- |
| $b$ | MEM |
| $c$ | MEM |
| $d$ | MEM |
| t1 | R0 |
| t2 | R1 |
| t3 | - |

CS-322 Target Generation, Part 2

## Example

IR Instructions: Target Code:


Register Descriptors

| R0 | t1 |
| :--- | :--- |
| R1 | t2 |
| R2 | empty |
| R3 | empty |
| R4 | empty |
| R5 | empty |

Variable Descriptors

| $a$ | MEM |
| :--- | :--- |
| $b$ | MEM |
| $c$ | MEM |
| $d$ | MEM |
| t1 | R0 |
| t2 | R1 |
| t3 | - |

$\} \begin{gathered}\text { Assume DEAD } \\ \text { after block }\end{gathered}$
© Harry H. Porter, 2006
57

CS-322 Target Generation, Part 2

## Example

IR Instructions: Target Code:


Register Descriptors

| R0 | t1 |
| :--- | :--- |
| R1 | t2 |
| R2 | empty |
| R3 | empty |
| R4 | empty |
| R5 | empty |

Variable Descriptors

| $a$ | MEM |
| :--- | :--- |
| $b$ | MEM |
| $c$ | MEM |
| $d$ | MEM |
| t1 | R0 |
| t2 | R1 |
| t3 | - |

CS-322 Target Generation, Part 2

## Example

IR Instructions: Target Code:

| $\mathrm{t1}:=\mathrm{b}+\mathrm{c}$ |  |
| :---: | :---: |
| LD $\mathrm{b}, \mathrm{R0}$ |  |
| $D E S T:=R 0$ | ADD $\mathrm{c}, \mathrm{RO}$ |

Register Descriptors

| R0 | t3 |
| :--- | :--- |
| R1 | t2 |
| R2 | empty |
| R3 | empty |
| R4 | empty |
| R5 | empty |

## Variable Descriptors

| $a$ | MEM |
| :--- | :--- |
| $b$ | MEM |
| $c$ | MEM |
| $d$ | MEM |
| t1 | - |
| t2 | R1 |
| $t 3$ | R0 |

Assume DEAD after block
© Harry H. Porter, 2006

CS-322 Target Generation, Part 2

## Example

IR Instructions: Target Code:

| $\begin{gathered} \mathrm{t} 1:=\mathrm{b}+\mathrm{c} \\ D E S T:=R 0 \end{gathered}$ | $\begin{array}{ll} \text { LD } & b, R 0 \\ \text { ADD } & c, R 0 \end{array}$ |
| :---: | :---: |
| $\begin{aligned} & \mathrm{t} 2:=\mathrm{b} * \mathrm{~d} \\ & D E S T:=R 1 \end{aligned}$ | $\begin{array}{ll} \text { LD } & b, R 1 \\ \text { MUL } & d, R 1 \end{array}$ |
| $\begin{gathered} \text { t3 }:=\mathrm{t} 1 * \mathrm{t} 2 \\ \mathrm{D} E S T:=R 0 \end{gathered}$ | MUL R1,RO |
| $\begin{gathered} \mathrm{a}:=\mathrm{t} 3-\mathrm{t} 2 \\ D \mathrm{D} E S T:=R 0 \end{gathered}$ |  |

Register Descriptors

| R0 | t3 |
| :--- | :--- |
| R1 | t2 |
| R2 | empty |
| R3 | empty |
| R4 | empty |
| R5 | empty |

Variable Descriptors

| $a$ | MEM |
| :--- | :--- |
| $b$ | MEM |
| $c$ | MEM |
| $d$ | MEM |
| t1 | - |
| t2 | R1 |
| t3 | R0 |

Assume DEAD after block

CS-322 Target Generation, Part 2

## Example

IR Instructions: Target Code:

| $\mathrm{t1}:=\mathrm{b}+\mathrm{c}$ |  |
| :---: | :---: |
| LD $\mathrm{b}, \mathrm{R0}$ |  |
| $D E S T:=R 0$ | ADD $\mathrm{c}, \mathrm{R0}$ |
| $\mathrm{t2}:=\mathrm{b} * \mathrm{~d}$ |  |
| $D E S T:=R 1$ | LD $\mathrm{b}, \mathrm{R} 1$ |
| $D U L$ | $\mathrm{~d}, \mathrm{R} 1$ |

$$
\begin{aligned}
& \text { t3 }:=\mathrm{t} 1 * \text { t2 } \\
& \text { DEST }:=R 0 \text { MUL R1,R0 }
\end{aligned}
$$

a $:=\mathrm{t} 3$ - t 2
$D \mathrm{DEST}:=\mathrm{RO} \quad$ SUB R1,R0

Register Descriptors

| R0 | t3 |
| :--- | :--- |
| R1 | t2 |
| R2 | empty |
| R3 | empty |
| R4 | empty |
| R5 | empty |

## Variable Descriptors

| $a$ | MEM |
| :--- | :--- |
| $b$ | MEM |
| $c$ | MEM |
| $d$ | MEM |
| t1 | - |
| $t 2$ | R1 |
| $t 3$ | R0 |

Assume DEAD after block
© Harry H. Porter, 2006
61

CS-322 Target Generation, Part 2

## Example

IR Instructions: Target Code:

| $\begin{gathered} \mathrm{t} 1:=\mathrm{b}+\mathrm{c} \\ D E S T:=R 0 \end{gathered}$ | LD $b, R 0$ <br> ADD c,RO |
| :---: | :---: |
| $\begin{aligned} & \mathrm{t} 2:=\mathrm{b} * \mathrm{~d} \\ & D E S T:=R 1 \end{aligned}$ | $\begin{array}{ll} \text { LD } & b, R 1 \\ \text { MUL } & d, R 1 \end{array}$ |
| $\begin{gathered} \mathrm{t} 3:=\mathrm{t} 1 \times \mathrm{t} 2 \\ \mathrm{D} E S T:=R 0 \end{gathered}$ | MUL R1,R0 |
| $\begin{gathered} \mathrm{a}:=\mathrm{t} 3-\mathrm{t} 2 \\ D E S T:=R 0 \end{gathered}$ | SUB R1,R0 |

Register Descriptors

| R0 | a |
| :--- | :--- |
| R1 | t2 |
| R2 | empty |
| R3 | empty |
| R4 | empty |
| R5 | empty |

Variable Descriptors

| $a$ | RO |
| :--- | :--- |
| $b$ | MEM |
| $c$ | MEM |
| $d$ | MEM |
| t1 | - |
| t2 | R1 |
| t3 | - | after block

CS-322 Target Generation, Part 2

## Example

IR Instructions: Target Code:

| t1 $:=\mathrm{b}+\mathrm{c}$ |  |
| :---: | :--- |
| LD | $\mathrm{b}, \mathrm{R0}$ |
| $D E S T:=R 0$ | ADD $\mathrm{c}, \mathrm{R0}$ |

Register Descriptors

| R0 | a |
| :--- | :--- |
| R1 | t2 |
| R2 | empty |
| R3 | empty |
| R4 | empty |
| R5 | empty |

t3 : $=$ t1 * t
DEST := R0 MUL R1,R0
a $:=\mathrm{t} 3$ - t 2
$D \mathrm{DEST}:=\mathrm{RO}$ SUB R1,R0
<End of block>

## Variable Descriptors

\(\left.\begin{array}{|l|l|}\hline \mathrm{a} \& \mathrm{RO} <br>
\hline \mathrm{b} \& \mathrm{MEM} <br>
\hline \mathrm{c} \& \mathrm{MEM} <br>
\hline \mathrm{d} \& \mathrm{MEM} <br>
\hline \mathrm{t} 1 \& - <br>
\hline \mathrm{t} 2 \& \mathrm{R} 1 <br>
\hline \mathrm{t} 3 \& - <br>

\hline\end{array}\right\}\)| Assume LIVE; |
| :--- |
| need to save |
| Assume DEAD |
| after block |

© Harry H. Porter, 2006
63

CS-322 Target Generation, Part 2

## Example

IR Instructions: Target Code:


