

X86-64: Data Access and Operations

Instruction Set Architecture (ISA)


Intel 8086



Intel Core i7

A very complex ISA

We will look at a subset of it



2015 State of the Art


Core i7 Broadwell

Desktop Model

- 4 cores
- Integrated graphics
- 3.3-3.8 GHz
- 65W

Server Model

- 8 cores
- Integrated I/O
- 2-2.6 GHz
- 45W



Instruction Set Architecture (ISA)

How is data represented?

Previous lectures

How are programs represented?

Instruction Set Architecture (ISA)

Encoding is architecture dependent

x86-64

Evolutionary design starting in 1978

Many features added over time

8086 → 286 → i386 → Pentium → Core / misc

8 bit → 16 bit → 32 bit → 64 bit

Backward compatibility → Ugly “legacy baggage”

Complex Instruction Set Computer (CISC)

Many different instructions with many different formats

How did we program computers?

Initially, no compilers or assemblers

Machine code generated by hand!

- Error-prone
- Time-consuming
- Hard to read and write
- Hard to debug

An ADD instruction

<u>Address</u>	<u>Instruction</u>
0000 0000	0000 1111
0000 0001	1000 0101
0000 0010	0011 1000
0000 0011	0000 1110
0000 0100	1000 0101
0000 0101	0011 0000
0000 0110	1011 0000
0000 0111	0000 1110
0000 1000	1000 0000
0000 1001	0010 0000
0000 1010	0000 1011
0000 1011	0001 0111
0000 1100	1000 1000
0000 1101	0001 0100
0000 1110	1110 1000
0000 1111	0000 0000
0001 0000	0001 0100
0001 0001	0000 1010
0001 0010	1000 0001
0001 0011	0001 0000
0001 0100	1010 1110

An Assembly Code Program

```
MemoryZero:
    load    [r15+4],r1        ! r1 = arg1 (p)
    load    [r15+8],r2        ! r2 = arg2 (byteCount)
mzLoop1:
    cmp     r2,0              ! LOOP:
                                ! if byteCount <= 0 exit
    ble    mzLoop2Test       ! .
    and     r1,0x00000003,r3  ! tmp = p % 4
    cmp     r3,0              ! if tmp == 0 exit
    be     mzLoop2Test       ! .
    storeb r0,[r1]           ! *p = 0x00
    add     r1,1,r1           ! p = p + 1
    sub     r2,1,r2          ! byteCount = byteCount - 1
    jmp    mzLoop1           ! ENDLOOP
```

assembly code

comments

(Not Intel)

The Assembler Tool

```
000e34          MemoryZero:
000e34 8b1f0004          load    [r15+4],r1      ! r1 = arg1 (p)
000e38 8b2f0008          load    [r15+8],r2      ! r2 = arg2 (byteCount)
000e3c          mzLoop1:
000e3c 81020000          cmp     r2,0            ! if byteCount <= 0 exit
000e40 a500002c          ble    mzLoop2Test     ! .
000e44 88310003          and    r1,0x00000003,r3 ! tmp = p % 4
000e48 81030000          cmp    r3,0            ! if tmp == 0 exit
000e4c a2000020          be     mzLoop2Test     ! .
000e50 70010000          storeb r0,[r1]         ! *p = 0x00
000e54 80110001          add    r1,1,r1         ! p = p + 1
000e58 81220001          sub    r2,1,r2         ! byteCount = byteCount - 1
000e5c a1ffffe0          jmp    mzLoop1         ! ENDLOOP
```

memory
address

machine
code

assembly code

comments

(Not Intel)

Assemblers

Assign mnemonics to machine code

- Use assembly language for specifying machine instructions
- Names for the machine instructions and registers

```
movq %rax,%rcx
```

- There is no standard for x86 assemblers
 - Intel assembly language
 - AT&T assembler
 - GNU uses AT&T style with its assembler **gas**

Even with the advent of compilers, assembly still used

- Early compilers made big, slow code
- Operating Systems were written mostly in assembly into the 1980s
- Accessing new hardware features before compiler has a chance to incorporate them

Definitions

Architecture: (also **ISA: Instruction Set Architecture**)

The parts of a processor design that one needs to understand or write assembly/machine code.

Examples: instruction set specification, registers.

Microarchitecture: Implementation of the architecture.

Examples: cache sizes and clock frequency.

Code Forms:

Machine Code: The byte-level program that a processor executes


Assembly Code: A text representation of machine code

Example ISAs:

Intel: x86, IA32, Itanium, x86-64

ARM: Used in almost all mobile phones

Assembly Programmer's View



CPU (Programmer-Visible State)

The Program Counter (PC)

RIP (Register Instruction Pointer)

The address of next instruction

Register File

Heavily used program data

Condition Codes

Store status information about most recent arithmetic operation

Used for conditional branching

Memory

Byte addressable array

Code, user data, OS data


Includes stack used to support procedures

Turning C into Object Code


Code in files `prog1.c prog2.c`

Compile with command: `gcc -Og prog1.c prog2.c -o prog`
(`-Og` is New to recent versions of GCC)

Put resulting binary in file `prog`



Virtual Address Space



Compiling Into Assembly

C Code (*sum.c*)

```
long plus(long x, long y);

void sumstore(long x, long y,
              long *dest)
{
    long t = plus(x, y);
    *dest = t;
}
```

Generated x86-64 Assembly

```
sumstore:
    pushq   %rbx
    movq   %rdx, %rbx
    call   plus
    movq   %rax, (%rbx)
    popq   %rbx
    ret
```

To compile:

```
gcc -Og -S sum.c
```

Produces file `sum.s`

Warning:

Will get different results on different machines

(Linux, Mac OS-X, ...)

Different versions of gcc and different compiler settings.

Object Code

What goes into memory:

0x0400595:

0x53

0x48

0x89

0xd3

0xe8

0xf2

0xff

0xff

0xff

0x48

0x89

0x03

0x5b

0xc3

- Total of 14 bytes
- Each instruction 1, 3, or 5 bytes
- Starts at address 0x0400595

Assembler

Translates .s into .o

Binary encoding of each instruction

Nearly-complete image of executable code

Missing linkages between code in different files

Linker

Resolves references between files

Combines with static run-time libraries

E.g., code for `malloc`, `printf`

Some libraries are *dynamically linked*

Linking occurs when program begins execution

Machine Instruction Example

C Code

```
*dest = t;
```

Store value `t` where designated by `dest`

Assembly

```
movq %rax, (%rbx)
```

Move 8-byte value to memory

Quad words in x86-64 parlance

Operands:

<code>t:</code>	Register	<code>%rax</code>
<code>dest:</code>	Register	<code>%rbx</code>
<code>*dest:</code>	Memory	<code>M[%rbx]</code>

Object Code

```
0x40059e: 48 89 03
```

3-byte instruction

Stored at address `0x40059e`

Disassembling Object Code

```
objdump -d sum
```

Useful tool for examining object code

Analyzes bit pattern of series of instructions

Produces approximate rendition of assembly code

Can be run on either `a.out` (complete executable) or `.o` file

Output from *objdump*:

```
000000000400595 <sumstore>:  
400595: 53          push    %rbx  
400596: 48 89 d3    mov     %rdx,%rbx  
400599: e8 f2 ff ff ff  callq  400590 <plus>  
40059e: 48 89 03    mov     %rax, (%rbx)  
4005a1: 5b          pop     %rbx  
4005a2: c3          retq
```

Disassembling Object Code

Original Assembly Code:

```
objdump -d sum
```

Useful tool for examining object code

Analyzes bit pattern of series of instructions

Produces approximate representation of assembly code

Can be run on either a .o or .elf file

```
sumstore:
    pushq    %rbx
    movq    %rdx, %rbx
    call    plus
    movq    %rax, (%rbx)
    popq    %rbx
    ret
```

Output from objdump:

```
000000000400595 <sumstore>:
 400595: 53                push    %rbx
 400596: 48 89 d3          mov     %rdx,%rbx
 400599: e8 f2 ff ff ff   callq  400590 <plus>
 40059e: 48 89 03          mov     %rax, (%rbx)
 4005a1: 5b                pop     %rbx
 4005a2: c3                retq
```

Disassembly within gdb

“x” Output:

```
0x0400595:  
  0x53  
  0x48  
  0x89  
  0xd3  
  0xe8  
  0xf2  
  0xff  
  0xff  
  0xff  
0x48  
0x89  
0x03  
  0x5b  
  0xc3
```

Within gdb

```
gdb sum
```

Disassemble command

```
disass sumstore
```

Examine the 14 bytes starting at sumstore

```
x/14xb sumstore
```

“disass” Output:

```
Dump of assembler code for function sumstore:  
0x000000000400595 <+0>: push    %rbx  
0x000000000400596 <+1>: mov     %rdx,%rbx  
0x000000000400599 <+4>: callq  0x400590 <plus>  
0x00000000040059e <+9>: mov     %rax, (%rbx)  
0x0000000004005a1 <+12>: pop    %rbx  
0x0000000004005a2 <+13>: retq
```

Disassembly within gdb

"x" Output:

```
0x0400595:  
  0x53  
  0x48  
  0x89  
  0xd3  
  0xe8  
  0xf2  
  0xff  
  0xff  
  0xff  
0x48  
0x89  
0x03  
  0x5b  
  0xc3
```

Within gdb

Disassemble

Examine the

```
gdb sum  
disass s  
x/14xb sumstore
```

Original Assembly Code:

```
sumstore:  
  pushq   %rbx  
  movq    %rdx, %rbx  
  call   plus  
movq    %rax, (%rbx)  
  popq   %rbx  
  ret
```

"disass" Output:

```
Dump of assembler code for function sumstore:  
0x000000000400595 <+0>: push    %rbx  
0x000000000400596 <+1>: mov     %rdx,%rbx  
0x000000000400599 <+4>: callq  0x400590 <plus>  
0x00000000040059e <+9>: mov     %rax, (%rbx)  
0x0000000004005a1 <+12>: pop    %rbx  
0x0000000004005a2 <+13>: retq
```

What Can be Disassembled?

Anything that can be interpreted as executable code

Disassembler examines bytes and reconstructs assembly source

What Can be Disassembled?

Anything that can be interpreted as executable code

Disassembler examines bytes and reconstructs assembly source

```
% objdump -d WINWORD.EXE
```

```
WINWORD.EXE:      file format pei-i386
```

```
No symbols in "WINWORD.EXE".
```

```
Disassembly of section .text:
```

```
30001000 <.text>:
```

```
30001000:
```

```
30001001:
```

```
30001003:
```

```
30001005:
```

```
3000100a:
```

Reverse engineering forbidden by
Microsoft End User License Agreement

Registers

Located Directly on the CPU

Instructions operate on data in registers

Used to store frequently-used data

Very fast

Not much storage capacity

16 registers, 64-bits each

Different from main memory

Main memory: e.g., 2 billion × 8 bits

CPU does not directly operate on data in memory

Data needs to be loaded into registers for CPU

Once in a register, processor can operate on it

Typically, data is loaded into registers, manipulated or used, and then written back to memory

Instruction Suffixes

<u>C Type</u>	<u>Size in bits</u>	<u>Instruction Suffix</u>	<u>Also Used</u>
char	8	b	byte
short	16	w (word)	halfword
int	32	l (longword)	word
long long	64	q (quadword)	doubleword

mov q	%rax, ...	copy <i>64 bits</i>
mov l	%eax, ...	copy <i>32 bits</i>
mov w	%ax, ...	copy <i>16 bits</i>
mov b	%al, ...	copy <i>8 bits</i>
mov b	%ah, ...	copy <i>8 bits</i>

x86-64 Integer Registers (8 bytes)

<code>%rax</code>
<code>%rbx</code>
<code>%rcx</code>
<code>%rdx</code>
<code>%rsi</code>
<code>%rdi</code>
<code>%rsp</code>
<code>%rbp</code>

<code>%r8</code>
<code>%r9</code>
<code>%r10</code>
<code>%r11</code>
<code>%r12</code>
<code>%r13</code>
<code>%r14</code>
<code>%r15</code>


Can also reference low-order 1, 2, and 4 bytes

%rax



mov q	%rax, ...	copy 64 bits
mov l	%eax, ...	copy 32 bits
mov w	%ax, ...	copy 16 bits
mov b	%al, ...	copy 8 bits
mov b	%ah, ...	copy 8 bits

%rax



mov <code>q</code>	%rax, ...	copy <i>64 bits</i>
mov <code>l</code>	%eax, ...	copy <i>32 bits</i>
mov <code>w</code>	%ax, ...	copy <i>16 bits</i>
mov <code>b</code>	%al, ...	copy <i>8 bits</i>
mov <code>b</code>	%ah, ...	copy <i>8 bits</i>

x86-64 Integer Registers

%rax	%eax
%rbx	%ebx
%rcx	%ecx
%rdx	%edx
%rsi	%esi
%rdi	%edi
%rsp	%esp
%rbp	%ebp

%r8	%r8d
%r9	%r9d
%r10	%r10d
%r11	%r11d
%r12	%r12d
%r13	%r13d
%r14	%r14d
%r15	%r15d

Can also reference low-order 1, 2, and 4 bytes

x86-64 Integer Registers

%rax	%eax	%r8	%r8d
%rbx	%ebx	%r9	%r9d
%rcx	%ecx	%r10	%r10d
%rdx	%edx	%r11	%r11d
%rsi	%esi	%r12	%r12d
%rdi	%edi	%r13	%r13d
%rsp	%esp	%r14	%r14d
%rbp	%ebp	%r15	%r15d

Can also reference low-order 1, 2, and 4 bytes

Some History: IA32 Registers

general purpose	%eax	%ax	%ah	%al	<i>accumulate</i>
	%ecx	%cx	%ch	%cl	<i>counter</i>
	%edx	%dx	%dh	%dl	<i>data</i>
	%ebx	%bx	%bh	%bl	<i>base</i>
	%esi	%si			<i>source index</i>
	%edi	%di			<i>destination index</i>
	%esp	%sp			<i>stack pointer</i>
	%ebp	%bp			<i>base pointer</i>

Register Naming - History

Originally

`%a, %b, %c, %d`

`%sp` “stack pointer”

`%bp` “base pointer”

16-bit Registers

`ax` The ‘x’ means “extended” (from 8 bits)

8-bit Registers

`al` The ‘l’ means “low-order byte”

`ah` The ‘h’ means “high-order byte”

32-bit Registers

`eax` The ‘e’ means “extended” (from 16 bits)

64-bit Registers

`rax`

Moving Data

The “mov” Instruction

`movq` *Source, Destination*

Operand Types

Immediate: Constant data

Example: `$0x400`, `$-533`

Like C constant, but prefixed with ``$'`

Encoded with 1, 2, or 4 bytes

Register: One of 16 integer registers

Example: `%rax`, `%r13`


But `%rsp` reserved for special use

Others have special uses for particular instructions

Memory: 8 consecutive bytes of memory (reg contains address)

Simplest example: `(%rax)`

Various other “address modes”



Operand Combinations for “mov”

	Source	Dest	Example	C Analog
movq	Imm	Reg	movq \$0x4, %rax	x = 0x4;
		Mem	movq \$-147, (%rax)	*p = -147;
	Reg	Reg	movq %rax, %rdx	x = y;
		Mem	movq %rax, (%rdx)	*p = x;
	Mem	Reg	movq (%rax), %rdx	x = *p;

Cannot do memory-to-memory transfer with a single instruction

Instruction Variations

A typical instruction acts on 2 or more *operands* of a particular width

addl **%ecx, %edx**

Adds the contents of **%ecx** to **%edx**

addq **%rcx, %rdx**

Adds the contents of **%rcx** to **%rdx**

Size of the operand denoted in instruction

Why “long word” for 32-bit registers? Baggage from 16-bit processors

So we have these instructions:

addb: 8 bits = **byte**

addw: 16 bits = **word** !!!

addl: 32 bits = **double** or **long word** !!!

addq: 64 bits = **quad word**

Immediate mode

Immediate has only one mode


Form: $\$ImmediateValue$

Examples:

```
movl    $0x8000,%eax
```

```
movq    $myArray,%rax
```

```
int myArray[5]; /* global variable stored at 0x3C00 */
```



Immediate mode

Immediate has only one mode


Form: $\$ImmediateValue$

Examples:

```
movl    $0x8000,%eax
```

```
movq    $myArray,%rax
```

```
int myArray[5]; /* global variable stored at 0x3C00 */
```



Immediate mode

Immediate has only one mode


Form: $\$ImmediateValue$

Examples:

```
movl    $0x8000,%eax
```

```
movq    $myArray,%rax
```

```
int myArray[5]; /* global variable stored at 0x3C00 */
```





Register mode

Register has only one mode

Form: E_a

Operand value: $R[E_a]$

```
movq    %rcx, %rax
```





Register mode

Register has only one mode

Form: E_a

Operand value: $R[E_a]$

```
movq    %rcx, %rax
```



Memory Modes

Absolute

Specify the address of the data

```
movl    %eax, myArray
```

Indirect

Use register to calculate address

```
movl    %eax, (%rbx)
```

Base + displacement

Use register plus absolute address to calculate address

```
movl    %eax, 32(%rbx)
```

Indexed

Indexed: Add contents of an index register

```
movl    %eax, 32(%rbx, %rcx)
```

Scaled index: Add contents of an index register scaled by a constant

```
movl    %eax, 32(%rbx, %rcx, 4)
```

Absolute Memory Mode

Form: **Imm**

Operand value: **M[Imm]**

```
movl 0x3C04,%eax
```

```
movl myArray,%edx
```

```
int myArray[30]; /* global variable stored at 0x3C00 */
```

Registers

%rax 0102 0304 0506 0708

%rcx XXXX XXXX XXXX XXXX

%rdx XXXX XXXX XXXX XXXX

•
•
•

Main memory

3CF8

3CFC

3C00

3C04

3C08

3C0C

3C10

3C14

123
456
789
ABC
DEF

} myArray

Absolute Memory Mode

Form: **Imm**

Operand value: **M[Imm]**

```
movl 0x3C04,%eax
```

```
movl myArray,%edx
```

```
int myArray[30]; /* global variable stored at 0x3C00 */
```

Registers

%rax 0000 0000 0000 0456

%rcx XXXX XXXX XXXX XXXX

%rdx XXXX XXXX XXXX XXXX

•
•
•

Main memory

3CF8

3CFC

3C00

3C04

3C08

3C0C

3C10

3C14

123
456
789
ABC
DEF

} myArray

Absolute Memory Mode

Form: **Imm**

Operand value: **M[Imm]**

```
movl 0x3C04,%eax
```

```
movl myArray,%edx
```

```
int myArray[30]; /* global variable stored at 0x3C00 */
```

Registers

%rax	0000 0000 0000 0456
-------------	---------------------

%rcx	XXXX XXXX XXXX XXXX
-------------	---------------------

%rdx	0000 0000 0000 0123
-------------	---------------------

•
•
•

Main memory

3CF8	
3CFC	
3C00	123
3C04	456
3C08	789
3C0C	ABC
3C10	DEF
3C14	

} myArray



Indirect Memory Mode

Form: (E_a)

Operand value: $M[R[E_a]]$

Register E_a specifies the memory address

```
movl (%rcx), %eax
```




Indirect Memory Mode

Form: (E_a)

Operand value: $M[R[E_a]]$

Register E_a specifies the memory address

```
movl (%rcx), %eax
```




Indirect Memory Mode

Form: (E_a)

Operand value: $M[R[E_a]]$

Register E_a specifies the memory address

```
movl (%rcx), %eax
```



Memory Mode: Base + Displacement



Form: $\text{Imm}(\text{E}_b)$

Operand value: $\text{M}[\text{Imm} + \text{R}[\text{E}_b]]$

Register E_b specifies start of memory region

Imm specifies the offset/displacement

```
movl 8(%rcx), %eax
```



Memory Mode: Base + Displacement

Form: $\text{Imm}(\text{E}_b)$

Operand value: $\text{M}[\text{Imm} + \text{R}[\text{E}_b]]$

Register E_b specifies start of memory region

Imm specifies the offset/displacement

```
movl 8(%rcx), %eax
```

Registers

<code>%rax</code>	0000 0000 0000 0789
<code>%rcx</code>	0000 0000 0000 3C00
<code>%rdx</code>	
	•
	•
	•

Main memory

3CF8	
3CFC	
3C00	123
3C04	456
3C08	789
3C0C	ABC
3C10	DEF
3C14	

} myArray

Indexed Memory Mode

Form: $\text{Imm}(\text{E}_b, \text{E}_i)$

Operand value: $\text{M}[\text{Imm} + \text{R}[\text{E}_b] + \text{Reg}[\text{E}_i]]$

Register E_b specifies start of memory region

Register E_i holds index

```
movl 4(%rcx,%rdx),%eax
```

Registers

<code>%rax</code>	<input type="text"/>
<code>%rcx</code>	<input type="text" value="0000 0000 0000 3C00"/>
<code>%rdx</code>	<input type="text" value="0000 0000 0000 0008"/>
	•
	•
	•

Main memory

3CF8	<input type="text"/>
3CFC	<input type="text"/>
3C00	123
3C04	456
3C08	789
3C0C	ABC
3C10	DEF
3C14	<input type="text"/>

} myArray

Indexed Memory Mode

Form: $\text{Imm}(\text{E}_b, \text{E}_i)$

Operand value: $\text{M}[\text{Imm} + \text{R}[\text{E}_b] + \text{Reg}[\text{E}_i]]$

Register E_b specifies start of memory region

Register E_i holds index

```
movl 4(%rcx,%rdx),%eax
```

Registers

`%rax` 0000 0000 0000 0ABC

`%rcx` 0000 0000 0000 3C00

`%rdx` 0000 0000 0000 0008

•
•
•

Main memory

3CF8	
3CFC	
3C00	123
3C04	456
3C08	789
3C0C	ABC
3C10	DEF
3C14	

} myArray

Memory Mode: Scaled Indexed

The most general format

Form: $\text{Imm}(\text{E}_b, \text{E}_i, \text{S})$

Operand value: $\text{M}[\text{Imm} + \text{R}[\text{E}_b] + \text{S} * \text{R}[\text{E}_i]]$

Register E_b specifies start of memory region

E_i holds index

S is integer scale (1,2,4,8)

```
movl 8(%rcx,%rdx,4),%eax
```

Registers

<code>%rax</code>	<input type="text"/>
<code>%rcx</code>	<input type="text" value="0000 0000 0000 3C00"/>
<code>%rdx</code>	<input type="text" value="0000 0000 0000 0002"/>
	•
	•
	•

Main memory

3CF8	<input type="text"/>
3CFC	<input type="text"/>
3C00	123
3C04	456
3C08	789
3C0C	ABC
3C10	DEF
3C14	<input type="text"/>

} myArray

Memory Mode: Scaled Indexed

The most general format

Form: $\text{Imm}(\text{E}_b, \text{E}_i, \text{S})$

Operand value: $\text{M}[\text{Imm} + \text{R}[\text{E}_b] + \text{S} * \text{R}[\text{E}_i]]$

Register E_b specifies start of memory region

E_i holds index

s is integer scale (1,2,4,8)

```
movl 8(%rcx,%rdx,4),%eax
```

Registers

<code>%rax</code>	0000 0000 0000 0DEF
<code>%rcx</code>	0000 0000 0000 3C00
<code>%rdx</code>	0000 0000 0000 0002
	•
	•
	•

Main memory

3CF8	
3CFC	
3C00	123
3C04	456
3C08	789
3C0C	ABC
3C10	DEF
3C14	

} myArray

Most General Form: Scaled indexed

Absolute, indirect, base+displacement, and indexed are simply special cases of scaled indexed.

General Form

$$\text{Imm}(\mathbf{E}_b, \mathbf{E}_i, S) \quad \mathbf{M}[\text{Imm} + \mathbf{R}[\mathbf{E}_b] + \mathbf{R}[\mathbf{E}_i] * S]$$

Examples

Imm	$\mathbf{M}[\text{Imm}]$
$\text{Imm}(\mathbf{E}_b)$	$\mathbf{M}[\text{Imm} + \mathbf{R}[\mathbf{E}_b]]$
$(\mathbf{E}_b, \mathbf{E}_i, S)$	$\mathbf{M}[\mathbf{R}[\mathbf{E}_b] + \mathbf{R}[\mathbf{E}_i] * S]$
$(\mathbf{E}_b, \mathbf{E}_i)$	$\mathbf{M}[\mathbf{R}[\mathbf{E}_b] + \mathbf{R}[\mathbf{E}_i]]$
$(, \mathbf{E}_i, S)$	$\mathbf{M}[\mathbf{R}[\mathbf{E}_i] * S]$
$\text{Imm}(, \mathbf{E}_i, S)$	$\mathbf{M}[\text{Imm} + \mathbf{R}[\mathbf{E}_i] * S]$

Understanding Swap()

```
void swap (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Registers

xp	%rdi	
yp	%rsi	
t0	%rax	
t1	%rdx	

Understanding Swap()

```
void swap (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Registers

xp	%rdi	
yp	%rsi	
t0	%rax	
t1	%rdx	

Memory


	Address
333	0x000120
	0x000118
	0x000110
555	0x000108
	0x000100

Understanding Swap()


```
void swap (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)   # *xp = t1
movq    %rax, (%rsi)   # *yp = t0
ret
```



Memory



Understanding Swap()

```
void swap (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```


swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Registers	
xp	%rdi 120 ●
yp	%rsi 108 ●
t0	%rax 333
t1	%rdx

Memory

Address
0x000120
0x000118
0x000110
0x000108
0x000100




Understanding Swap()

```
void swap (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```



Understanding Swap()

```
void swap (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Registers	
xp	%rdi 120 ●
yp	%rsi 108 ●
t0	%rax 333
t1	%rdx 555

Memory

Address
0x000120
0x000118
0x000110
0x000108
0x000100

555


555

Understanding Swap()

```
void swap (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)   # *xp = t1
movq    %rax, (%rsi)   # *yp = t0
ret
```




Understanding Swap()

```
void swap (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)   # *xp = t1
movq    %rax, (%rsi)   # *yp = t0
ret
```



Addressing Mode Examples

<code>addq 12(%rbp), %rcx</code>	Add the long-long at address rbp+12 to rcx
<code>movb (%rax,%rcx), %dl</code>	Load the byte at address rax+rcx into dl
<code>subl %edx, (%rcx,%rax,4)</code>	Subtract edx from the int at address rcx+(4* <i>rax</i>)
<code>incw 0xA(,%rcx,8)</code>	Increment the short at address 0xA+(8* <i>rcx</i>)

Practice Problems

Register	Value
<code>%rax</code>	<code>0x00000100</code>
<code>%rcx</code>	<code>0x00000001</code>
<code>%rdx</code>	<code>0x00000003</code>

Address	Value
<code>0x0100</code>	<code>0xFF</code>
<code>0x0104</code>	<code>0xAB</code>
<code>0x0108</code>	<code>0x13</code>
<code>0x010C</code>	<code>0x11</code>

Operand	Value
<code>%rax</code>	<code>0x100</code>
<code>0x104</code>	<code>0xAB</code>
<code>\$0x108</code>	<code>0x108</code>
<code>(%rax)</code>	<code>0xFF</code>
<code>4(%rax)</code>	<code>0xAB</code>
<code>9(%rax, %rdx)</code>	<code>0x11</code>
<code>260(%rcx, %rdx)</code>	<code>0x13</code>
<code>0xFC(, %rcx, 4)</code>	<code>0xFF</code>
<code>(%rax, %rdx, 4)</code>	<code>0x11</code>

Practice Problem

Function prototype:

```
void decode(int *xp, int *yp, int *zp);
```

%rdi

%rsi

%rdx

Assembly code:

```

1  decode:
2      movq (%rdi),%r8      t1 = *xp
3      movq (%rsi),%rcx    t2 = *yp
4      movq (%rdx),%rax    t3 = *zp
5      movq %r8, (%rsi)    *yp = t1
6      movq %rcx, (%rdx)  *zp = t2
7      movq %rax, (%rdi)  *xp = t3
8      ret

```

```

void decode(...) {
    long x=*xp;
    long y=*yp;
    long z=*zp;
    *yp=x;
    *zp=y;
    *xp=z;
}

```

Write C code for this function

Practice Problem

Suppose an array in C is declared as a global variable:

```
int myArray[34];
```

Write some assembly code that:

sets `%rsi` to the address of `myArray`
sets `%rbx` to the constant 9
loads `myArray[9]` into register `%eax`.

```
movq $myArray,%rsi  
movq $0x9,%rbx  
movl (%rsi,%rbx,4),%eax
```

Use scaled index memory mode

Alternate **mov** instructions

Not all move instructions are equivalent

- There are three byte move instructions and each produces a different result

`movb` only changes specific byte

`movsbl` does sign extension

`movzbl` sets other bytes to zero

Assumptions: `%dh = 0x8D`, `%eax = 0x98765432`

`movb %dh, %al`

`%eax = 0x9876548D`

`movsbl %dh, %eax`

`%eax = 0xFFFFFFFF8D`

`movzbl %dh, %eax`

`%eax = 0x0000008D`

Data Movement Instructions

Instruction	Effect	Description
<code>movl</code> <code>S,D</code>	$D \leftarrow S$	Move double word
<code>movw</code> <code>S,D</code>	$D \leftarrow S$	Move word
<code>movb</code> <code>S,D</code>	$D \leftarrow S$	Move byte
<code>movsbl</code> <code>S,D</code>	$D \leftarrow \text{SignExtend}(S)$	Move sign-extended byte
<code>movzbl</code> <code>S,D</code>	$D \leftarrow \text{ZeroExtend}(S)$	Move zero-extended byte

Arithmetic and Logical Operations

LEA: Load Effective Address

movq *Source, Dest*

$Dest \leftarrow M[Source]$

leaq *Source, Dest*

$Dest \leftarrow \&Source$

leaq (%rax), %rdx
movq %rax, %rdx } Equivalent

Destination must be a register

Commonly used by compiler to do simple arithmetic

If variable “k” is in %rbx...

leaq 7(%rbx, %rbx, 4), %rax

$\%rax \leftarrow (5 \times k) + 7$

Performs a multiply and add all in one instruction!

Practice Problem

`%rax = x, %rcx = y`

Instruction	Result in %rdx?
<code>leaq 6(%rax), %rdx</code>	$x+6$
<code>leaq (%rax, %rcx), %rdx</code>	$x+y$
<code>leaq (%rax, %rcx, 4), %rdx</code>	$x+4y$
<code>leaq 7(%rax, %rax, 8), %rdx</code>	$9x+7$
<code>leaq 0xA(, %rcx, 4), %rdx</code>	$4y+10$
<code>leaq 9(%rax, %rcx, 2), %rdx</code>	$x+2y+9$
<code>leaq (%rcx, %rax, 4), %rdx</code>	$4x+y$
<code>leaq 1(, %rax, 2), %rdx</code>	$2x+1$

Unary Operations

Unary \Rightarrow one operand

inc = increment $\Rightarrow D \leftarrow D + 1$

dec = decrement $\Rightarrow D \leftarrow D - 1$

neg = negate $\Rightarrow D \leftarrow -D$

not = complement $\Rightarrow D \leftarrow \sim D$

Examples

incl (%rsp)

Increment 32-bit quantity at top of stack

notl %eax

Complement 32-bit quantity in register %eax

Binary Operations

A little bit tricky

The second operand is used as both a source and destination

A bit like C operators `+=`, `-=`, etc.

Format

`<op> Src, Dest` \Rightarrow `Dest = Dest <op> Src`

Can be confusing

`subl X, Y` \Rightarrow `Y = Y - X`

Be careful! Not X - Y

Examples

`add S, D` \Rightarrow `D = D + S`

`sub S, D` \Rightarrow `D = D - S`

`xor S, D` \Rightarrow `D = D ^ S`

`or S, D` \Rightarrow `D = D | S`

`and S, D` \Rightarrow `D = D & S`

`addb`, `addw`, `addl`, `addq`

`subb`, `subw`, `subl`, `subq`

etc.

Integer Multiply

imul = signed multiply

mul = unsigned multiply

Binary form

```
imul Src, Dest
```

```
dest ← dest × src
```

Multiple forms based on 8-bit, 16-bit, 32-bit, 64-bit

imulb, **imulw**, **imull**, **imulq**,

mulb, **mulw**, **mull**, **mulq**

Unary form (for 128-bit result)

```
mulq %r13
```

```
imulq %rbx
```

Other operand is assumed to be in **%rax**

128-bit result in **%rdx:%rax`**

```
%rdx:%rax ← %r??? × %rax
```

Integer Divide

idiv = signed divide

div = unsigned divide

Binary form

Not present (?)

Unary form

```
divq %r13
```

```
idivq %rbx
```

Computes both division and remainder at once!

Other operand is assumed to be in %rax

```
%rax ← %r??? ÷ %rax
```

```
%rdx ← %r??? mod %rax
```

R[%edx]:R[%eax] *is viewed as a 64-bit quad word*

<u>Instruction</u>	<u>Effect</u>
imull S	R[%edx]:R[%eax] ← S x R[%eax] signed
mull S	R[%edx]:R[%eax] ← S x R[%eax] unsigned
cld	R[%edx]:R[%eax] ← SignExtend(R[%eax])
idivl S	R[%edx] ← R[%edx]:R[%eax] mod S signed R[%eax] ← R[%edx]:R[%eax] ÷ S
divl S	R[%edx] ← R[%edx]:R[%eax] mod S unsigned R[%eax] ← R[%edx]:R[%eax] ÷ S

Practice Problem

Address	Value
0x100	0xFF
0x108	0xAB
0x110	0x13
0x118	0x11

Register	Value
%rax	0x100
%rcx	0x1
%rdx	0x3

Instruction	Destination address	Result
addq %ecx, (%eax)	0x100	0x100
subw %edx, 4(%eax)	0x108	0xA8
imulq \$16, (%eax,%edx,4)	0x118	0x110
incq 8(%eax)	0x110	0x14
decq %ecx	%rcx	0x0
subq %edx, %eax	%rax	0xFD

Logical Operators in C

Bitwise operators → assembly instructions

`&` → `and` b/w/l/q

`|` → `or` b/w/l/q

`^` → `xor` b/w/l/q

`~` → `not` b/w/l/q

Short-circuit logical operators give “true” or “false” result

`&&` `||` `!`

`cmp`b/w/l/q, `test`b/w/l/q set the condition code registers

Condition Codes (each is one bit):

CF Carry Flag

ZF Zero Flag

SF Sign Flag

OF Overflow Flag

Can be tested by other subsequent instructions

Shift Operations

Arithmetic and logical shifts are possible

<op> amount value

<code>sal k,D</code>	$\Rightarrow D = D \ll k$	} same (i.e., same machine code)
<code>shl k,D</code>	$\Rightarrow D = D \ll k$	
<code>sar k,D</code>	$\Rightarrow D = D \gg k$, sign extend	
<code>shr k,D</code>	$\Rightarrow D = D \gg k$, zero fill	

Max shift is 64 bits, so k is either an immediate byte, or register (e.g. `%c1`)

`%c1` is byte 0 of register `%rcx`

Practice Problem

```

longshiftExample (long x, long n) {
    x <<= 4;
    x >>= n;
    return x;
}

```

%rdi **%rsi**

Return value in %rax

```

shiftExample:
    movq    %rdi,%rax        ; get x
    salq    $4,%rax         ; x <<= 4;
    movl    %esi,%ecx        ; get n
    sarq    %cl,%rax        ; x >>= n;
    ret

```

Practice Problem

`%rdi` `%rsi` `%rdx`

```
long arith (long x, long y, long z) {  
    long t1 = x ^ y;  
    long t2 = z * 48;  
    long t3 = t1 & 0x0F0F0F0F;  
    long t4 = t2 - t3;  
    return t4;  
}
```

Return value
in `%rax`

```
arith:  
    xorq    %rsi,%rdi          t1 = x ^ y  
    leaq   (%rdx,rdx,2),%rax    3×z  
    salq   $4,%rax             t2 = 16×(3×z) = 48×z  
    andl   $252645135,%edi     t3 = t1 & 0x0F0F0F0F  
    subq   %rdi,%rax           return t2-t3  
    ret
```

Disassembling Object Code

Disassembled

```
00401040 <_sum>:  
  0:  55                push   %ebp  
  1:  89 e5             mov    %esp,%ebp  
  3:  8b 45 0c          mov    0xc(%ebp),%eax  
  6:  03 45 08          add    0x8(%ebp),%eax  
  9:  89 ec             mov    %ebp,%esp  
 b:  5d                pop    %ebp  
 c:  c3                ret  
 d:  8d 76 00          lea   0x0(%esi),%esi
```

Disassembler

`objdump -d <object_file>` `elfdump (on Sun)`

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either executable or relocatable (.o) file

gcc -Wall -O1 -m32 -Wa,-al foo.c -c

```
extern int x;  
int y=456;  
  
int foo3 (int i) {  
    x = y + 123;  
    return (y*i);  
}
```

foo.c

```
gcc -Wall -O1 -m32 -Wa,-al foo.c -c
```

```
1          .file      "foo.c"
2          .text
3          .globl    foo3
4          .type     foo3, @function
5          foo3:
6          .LFB0:
7          .cfi_startproc
8 0000 A1000000    movl    y, %eax
8          00
9 0005 8D507B     leal   123(%eax), %edx
10 0008 89150000   movl   %edx, x
10          0000
11 000e 0FAF4424    imull  4(%esp), %eax
11          04
12 0013 C3           ret
13          .cfi_endproc
14          .LFE0:
15          .size     foo3, .-foo3
16          .globl    y
17          .data
18          .align    4
19          .type     y, @object
20          .size     y, 4
21          y:
22 0000 C8010000    .long  456
23          .ident   "GCC: (Ubuntu 4.8.2-19ubuntu1) 4.8.2"
24          .section .note.GNU-stack,"",@progbits
```

```
extern int x;
int y=456;

int foo3 (int i) {
    x = y + 123;
    return (y*i);
}
```

foo.c

```
gcc -Wall -O1 -m32 -Wa,-al foo.c -c
```

```
1          .file      "foo.c"
2          .text
3          .globl    foo3
4          .type     foo3, @function
5          foo3:
6          .LFB0:
7          .cfi_startproc
8 0000 A1000000    movl     y, %eax
8          00
9 0005 8D507B     leal    123(%eax), %edx
10 0008 89150000   movl    %edx, x
10          0000
11 000e 0FAF4424    imull   4(%esp), %eax
11          04
12 0013 C3          ret
13          .cfi_endproc
14          .LFE0:
15          .size     foo3, .-foo3
16          .globl    y
17          .data
18          .align    4
19          .type     y, @object
20          .size     y, 4
21          y:
22 0000 C8010000    .long   456
23          .ident    "GCC: (Ubuntu 4.8.2-19ubuntu1) 4.8.2"
24          .section  .note.GNU-stack,"",@progbits
```

```
extern int x;
int y=456;

int foo3 (int i) {
    x = y + 123;
    return (y*i);
}
```

foo.c

What is in memory?

foo3:			
0000	A1000000 00	movl	y, %eax
0005	8D507B	leal	123(%eax), %edx
0008	89150000 0000	movl	%edx, x
000e	0FAF4424 04	imull	4(%esp), %eax
0013	C3	ret	

0x??
0x??
0x??
0x??

x

0xc8
0x01
0x00
0x00

y

```
extern int x;  
int y=456;  
  
int foo3 (int i) {  
    x = y + 123;  
    return (y*i);  
}
```

foo.c

$$456_{10} = 1C8_{16}$$

What is in memory?

+0	a1
+1	00
+2	00
+3	00
+4	00
+5	8d
+6	50
+7	7b
+8	89
+9	15
+10	00
+11	00
+12	00
+13	00
+14	0f
+15	af
+16	44
+17	24
+18	04
+19	c3

```

foo3:
0000  A1000000      movl    y, %eax
0005  8D507B        leal   123(%eax), %edx
0008  89150000      movl   %edx, x
000e  0FAF4424      imull  4(%esp), %eax
0013  C3            ret
  
```

0x??
0x??
0x??
0x??
0xc8
0x01
0x00
0x00

x

y

```

extern int x;
int y=456;

int foo3 (int i) {
    x = y + 123;
    return (y*i);
}
  
```

foo.c

$$456_{10} = 1C8_{16}$$

What is in memory?

08048409:

+0	a1
+1	00
+2	00
+3	00
+4	00
+5	8d
+6	50
+7	7b
+8	89
+9	15
+10	00
+11	00
+12	00
+13	00
+14	0f
+15	af
+16	44
+17	24
+18	04
+19	c3

```

foo3:
0000  A1000000      movl    y, %eax
0005  8D507B        leal   123(%eax), %edx
0008  89150000      movl   %edx, x
000e  0FAF4424      imull  4(%esp), %eax
0013  C3            ret
    
```

```

0804a01c: 0x??
          1d: 0x??
          1e: 0x??
          1f: 0x??
          20: 0xc8
          21: 0x01
          22: 0x00
          23: 0x00
    
```

x
y

```

extern int x;
int y=456;

int foo3 (int i) {
    x = y + 123;
    return (y*i);
}
    
```

foo.c

$$456_{10} = 1C8_{16}$$

What is in memory?

08048409:

+0	a1
+1	20
+2	a0
+3	04
+4	08
+5	8d
+6	50
+7	7b
+8	89
+9	15
+10	1c
+11	a0
+12	04
+13	08
+14	0f
+15	af
+16	44
+17	24
+18	04
+19	c3

```

foo3:
0000  A1000000      movl    y, %eax
0005  8D507B        leal   123(%eax), %edx
0008  89150000      movl   %edx, x
000e  0FAF4424      imull  4(%esp), %eax
0013  C3            ret
    
```

0804a01c:	0x??
1d:	0x??
1e:	0x??
1f:	0x??
20:	0xc8
21:	0x01
22:	0x00
23:	0x00

x

y

```

extern int x;
int y=456;

int foo3 (int i) {
    x = y + 123;
    return (y*i);
}
    
```

foo.c

$$456_{10} = 1C8_{16}$$

Using gdb to disassemble

08048409:

+0	a1
+1	20
+2	a0
+3	04
+4	08
+5	8d
+6	50
+7	7b
+8	89
+9	15
+10	1c
+11	a0
+12	04
+13	08
+14	0f
+15	af
+16	44
+17	24
+18	04
+19	c3

```
LINUX% gdb foo
(gdb) x/x foo3
0x8048409 <foo3>:      0x04a020a1
(gdb) RETURN
0x804840d <foo3+4>:   0x7b508d08
(gdb) RETURN
0x8048411 <foo3+8>:   0xa01c1589
(gdb) RETURN
0x8048415 <foo3+12>:  0xaf0f0804
(gdb) RETURN
0x8048419 <foo3+16>:  0xc3042444
(gdb)
```

Using gdb to disassemble

08048409:

+0	a1
+1	20
+2	a0
+3	04
+4	08
+5	8d
+6	50
+7	7b
+8	89
+9	15
+10	1c
+11	a0
+12	04
+13	08
+14	0f
+15	af
+16	44
+17	24
+18	04
+19	c3

```
LINUX% gdb foo
```

```
(gdb) x/x foo3
```

```
0x8048409 <foo3>:      0x04a020a1
```

```
(gdb) RETURN
```

```
0x804840d <foo3+4>:   0x7b508d08
```

```
(gdb) RETURN
```

```
0x8048411 <foo3+8>:   0xa01c1589
```

```
(gdb) RETURN
```

```
0x8048415 <foo3+12>: 0xaf0f0804
```

```
(gdb) RETURN
```

```
0x8048419 <foo3+16>: 0xc3042444
```

```
(gdb) disass foo3
```

```
Dump of assembler code for function foo3:
```

```
0x08048409 <+0>:  mov    0x804a020,%eax
```

```
0x0804840e <+5>:  lea   0x7b(%eax),%edx
```

```
0x08048411 <+8>:  mov   %edx,0x804a01c
```

```
0x08048417 <+14>: imul  0x4(%esp),%eax
```

```
0x0804841c <+19>:  ret
```

```
End of assembler dump.
```

Using gdb to disassemble

08048409:

+0	a1
+1	20
+2	a0
+3	04
+4	08
+5	8d
+6	50
+7	7b
+8	89
+9	15
+10	1c
+11	a0
+12	04
+13	08
+14	0f
+15	af
+16	44
+17	24
+18	04
+19	c3

```
LINUX% gdb foo
```

```
foo3:
0000 A1000000      movl    y, %eax
      00
0005 8D507B        leal   123(%eax), %edx
0008 89150000      movl   %edx, x
      0000
000e 0FAF4424      imull  4(%esp), %eax
      04
0013 C3            ret
```

```
(gdb) disass foo3
```

```
Dump of assembler code for function foo3:
0x08048409 <+0>:  mov    0x804a020,%eax
0x0804840e <+5>:  lea   0x7b(%eax),%edx
0x08048411 <+8>:  mov   %edx,0x804a01c
0x08048417 <+14>: imul  0x4(%esp),%eax
0x0804841c <+19>:  ret
End of assembler dump.
```

Where can you look this stuff up?

Is there a manual for assembly language?

Intel Architecture Software Developer's Manual

- **Vol 2: Instruction Set Reference**

 - A complete reference to the machine instruction set

 - Some indication of the assembly language also

 - Intel publishes an assembly language manual

For Linux & gas assembler

- Go to linuxassembly.org and follow link to docs

- Start with existing assembly code and modify it

From Intel Manual

ADD—Add

Opcode	Instruction	Op/ En	64-bit Mode	Compat/ Leg Mode	Description
04 <i>ib</i>	ADD AL, <i>imm8</i>	I	Valid	Valid	Add <i>imm8</i> to AL.
05 <i>iw</i>	ADD AX, <i>imm16</i>	I	Valid	Valid	Add <i>imm16</i> to AX.
05 <i>id</i>	ADD EAX, <i>imm32</i>	I	Valid	Valid	Add <i>imm32</i> to EAX.
REX.W + 05 <i>id</i>	ADD RAX, <i>imm32</i>	I	Valid	N.E.	Add <i>imm32</i> sign-extended to 64-bits to RAX.
80 /0 <i>ib</i>	ADD <i>r/m8</i> , <i>imm8</i>	MI	Valid	Valid	Add <i>imm8</i> to <i>r/m8</i> .
REX + 80 /0 <i>ib</i>	ADD <i>r/m8</i> [*] , <i>imm8</i>	MI	Valid	N.E.	Add sign-extended <i>imm8</i> to <i>r/m64</i> .
81 /0 <i>iw</i>	ADD <i>r/m16</i> , <i>imm16</i>	MI	Valid	Valid	Add <i>imm16</i> to <i>r/m16</i> .
81 /0 <i>id</i>	ADD <i>r/m32</i> , <i>imm32</i>	MI	Valid	Valid	Add <i>imm32</i> to <i>r/m32</i> .

From Intel Manual

INSTRUCTION SET REFERENCE, A-M

ADD—Add

Opcode	Instruction	Op/En	64-bit Mode	Compat/Leg Mode	Description
04 <i>ib</i>	ADD AL, <i>imm8</i>	I	Valid	Valid	Add <i>imm8</i> to AL.
05 <i>iw</i>	ADD AX, <i>imm16</i>	I	Valid	Valid	Add <i>imm16</i> to AX.
05 <i>id</i>	ADD EAX, <i>imm32</i>	I	Valid	Valid	Add <i>imm32</i> to EAX.
REX.W + 05 <i>id</i>	ADD RAX, <i>imm32</i>	I	Valid	N.E.	Add <i>imm32</i> sign-extended to 64-bits to RAX.
80 <i>/0 ib</i>	ADD <i>r/m8</i> , <i>imm8</i>	MI	Valid	Valid	Add <i>imm8</i> to <i>r/m8</i> .
REX + 80 <i>/0 ib</i>	ADD <i>r/m8</i> [∞] , <i>imm8</i>	MI	Valid	N.E.	Add sign-extended <i>imm8</i> to <i>r/m64</i> .
B1 <i>/0 iw</i>	ADD <i>r/m16</i> , <i>imm16</i>	MI	Valid	Valid	Add <i>imm16</i> to <i>r/m16</i> .
B1 <i>/0 id</i>	ADD <i>r/m32</i> , <i>imm32</i>	MI	Valid	Valid	Add <i>imm32</i> to <i>r/m32</i> .
REX.W + B1 <i>/0 id</i>	ADD <i>r/m64</i> , <i>imm32</i>	MI	Valid	N.E.	Add <i>imm32</i> sign-extended to 64-bits to <i>r/m64</i> .
83 <i>/0 ib</i>	ADD <i>r/m16</i> , <i>imm8</i>	MI	Valid	Valid	Add sign-extended <i>imm8</i> to <i>r/m16</i> .
83 <i>/0 iw</i>	ADD <i>r/m32</i> , <i>imm8</i>	MI	Valid	Valid	Add sign-extended <i>imm8</i> to <i>r/m32</i> .
REX.W + 83 <i>/0 ib</i>	ADD <i>r/m64</i> , <i>imm8</i>	MI	Valid	N.E.	Add sign-extended <i>imm8</i> to <i>r/m64</i> .
00 <i>/r</i>	ADD <i>r/m8</i> , <i>r8</i>	MR	Valid	Valid	Add <i>r8</i> to <i>r/m8</i> .
REX + 00 <i>/r</i>	ADD <i>r/m8</i> [∞] , <i>r8</i> [∞]	MR	Valid	N.E.	Add <i>r8</i> to <i>r/m8</i> .
01 <i>/r</i>	ADD <i>r/m16</i> , <i>r16</i>	MR	Valid	Valid	Add <i>r16</i> to <i>r/m16</i> .
01 <i>/r</i>	ADD <i>r/m32</i> , <i>r32</i>	MR	Valid	Valid	Add <i>r32</i> to <i>r/m32</i> .
REX.W + 01 <i>/r</i>	ADD <i>r/m64</i> , <i>r64</i>	MR	Valid	N.E.	Add <i>r64</i> to <i>r/m64</i> .
02 <i>/r</i>	ADD <i>r8</i> , <i>r/m8</i>	RM	Valid	Valid	Add <i>r/m8</i> to <i>r8</i> .
REX + 02 <i>/r</i>	ADD <i>r8</i> [∞] , <i>r/m8</i> [∞]	RM	Valid	N.E.	Add <i>r/m8</i> to <i>r8</i> .
03 <i>/r</i>	ADD <i>r16</i> , <i>r/m16</i>	RM	Valid	Valid	Add <i>r/m16</i> to <i>r16</i> .
03 <i>/r</i>	ADD <i>r32</i> , <i>r/m32</i>	RM	Valid	Valid	Add <i>r/m32</i> to <i>r32</i> .
REX.W + 03 <i>/r</i>	ADD <i>r64</i> , <i>r/m64</i>	RM	Valid	N.E.	Add <i>r/m64</i> to <i>r64</i> .

NOTES:

*In 64-bit mode, *r/m8* can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
MR	ModRM:r/m (r, w)	ModRM:reg (r)	NA	NA
MI	ModRM:r/m (r, w)	<i>imm8</i>	NA	NA
I	AL/AX/EAX/RAX	<i>imm8</i>	NA	NA

Description

Adds the destination operand (first operand) and the source operand (second operand) and then stores the result in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The ADD instruction performs integer addition. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate a carry (overflow) in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.

ADD—Add

Vol. 2A 3-29

INSTRUCTION SET REFERENCE, A-M

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX.W prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

Operation

DEST ← DEST + SRC;

Flags Affected

The OF, SF, ZF, AF, CF, and PF flags are set according to the result.

Protected Mode Exceptions

#GP(0)	If the destination is located in a non-writable segment.
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
#UD	If the LOCK prefix is used but the destination is not a memory operand.

Real-Address Mode Exceptions

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.
#UD	If the LOCK prefix is used but the destination is not a memory operand.

Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.
#UD	If the LOCK prefix is used but the destination is not a memory operand.

Compatibility Mode Exceptions

Same exceptions as in protected mode.

64-Bit Mode Exceptions

#SS(0)	If a memory address referencing the SS segment is in a non-canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
#UD	If the LOCK prefix is used but the destination is not a memory operand.

3-30 Vol. 2A

ADD—Add

CONTENTS

PAGE

2.3.11	AVX Instruction Length	2-20
2.3.12	Vector SIB (VSIB) Memory Addressing	2-20
2.3.12.1	64-bit Mode VSIB Memory Addressing	2-21
2.4	INSTRUCTION EXCEPTION SPECIFICATION	2-21
2.4.1	Exceptions Type 1 (Aligned memory reference)	2-26
2.4.2	Exceptions Type 2 (>=16 Byte Memory Reference, Unaligned)	2-27
2.4.3	Exceptions Type 3 (<16 Byte memory argument)	2-28
2.4.4	Exceptions Type 4 (>=16 Byte mem arg no alignment, no floating-point exceptions)	2-29
2.4.5	Exceptions Type 5 (<16 Byte mem arg and no FP exceptions)	2-30
2.4.6	Exceptions Type 6 (VEX-Encoded Instructions Without Legacy SSE Analogues)	2-31
2.4.7	Exceptions Type 7 (No FP exceptions, no memory arg)	2-32
2.4.8	Exceptions Type 8 (AVX and no memory argument)	2-33
2.4.9	Exception Type 11 (VEX-only, mem arg no AC, floating-point exceptions)	2-34
2.4.10	Exception Type 12 (VEX-only, VSIB mem arg, no AC, no floating-point exceptions)	2-35
2.5	VEX ENCODING SUPPORT FOR GPR INSTRUCTIONS	2-35
2.5.1	Exception Conditions for VEX-Encoded GPR Instructions	2-36

CHAPTER 3

INSTRUCTION SET REFERENCE, A-M

3.1	INTERPRETING THE INSTRUCTION REFERENCE PAGES	3-1
3.1.1	Instruction Format	3-1
3.1.1.1	Opcode Column in the Instruction Summary Table (Instructions without VEX prefix)	3-2
3.1.1.2	Opcode Column in the Instruction Summary Table (Instructions with VEX prefix)	3-3
3.1.1.3	Instruction Column in the Opcode Summary Table	3-4
3.1.1.4	Operand Encoding Column in the Instruction Summary Table	3-7
3.1.1.5	64/32-bit Mode Column in the Instruction Summary Table	3-7
3.1.1.6	CPUID Support Column in the Instruction Summary Table	3-7
3.1.1.7	Description Column in the Instruction Summary Table	3-7
3.1.1.8	Description Section	3-8
3.1.1.9	Operation Section	3-8
3.1.1.10	Intel® C/C++ Compiler Intrinsics Equivalents Section	3-11
3.1.1.11	Flags Affected Section	3-13
3.1.1.12	FPU Flags Affected Section	3-13
3.1.1.13	Protected Mode Exceptions Section	3-13
3.1.1.14	Real-Address Mode Exceptions Section	3-14
3.1.1.15	Virtual-8086 Mode Exceptions Section	3-14
3.1.1.16	Floating-Point Exceptions Section	3-14
3.1.1.17	SIMD Floating-Point Exceptions Section	3-15
3.1.1.18	Compatibility Mode Exceptions Section	3-15
3.1.1.19	64-Bit Mode Exceptions Section	3-15
3.2	INSTRUCTIONS (A-M)	3-15
	AAA—ASCII Adjust After Addition	3-16
	AAD—ASCII Adjust AX Before Division	3-18
	AAM—ASCII Adjust AX After Multiply	3-20
	AAS—ASCII Adjust AI After Subtraction	3-22
	ADC—Add with Carry	3-24
	ADCX—Unsigned Integer Addition of Two Operands with Carry Flag	3-27
	ADD—Add	3-29
	ADDPD—Add Packed Double-Precision Floating-Point Values	3-31
	ADDPS—Add Packed Single-Precision Floating-Point Values	3-33
	ADDSD—Add Scalar Double-Precision Floating-Point Values	3-35
	ADDSS—Add Scalar Single-Precision Floating-Point Values	3-36
	ADDSUBPD—Packed Double-FP Add/Subtract	3-37
	ADDSUBPS—Packed Single-FP Add/Subtract	3-39
	ADOX—Unsigned Integer Addition of Two Operands with Overflow Flag	3-42
	AESDEC—Perform One Round of an AES Decryption Flow	3-44
	AESDECLAST—Perform Last Round of an AES Decryption Flow	3-46
	AESENC—Perform One Round of an AES Encryption Flow	3-48
	AESENCLAST—Perform Last Round of an AES Encryption Flow	3-50

From Intel Manual

AND—Logical AND

Opcode	Instruction	Description
24 <i>ib</i>	AND AL, <i>imm8</i>	AL AND <i>imm8</i>
25 <i>iw</i>	AND AX, <i>imm16</i>	AX AND <i>imm16</i>
25 <i>id</i>	AND EAX, <i>imm32</i>	EAX AND <i>imm32</i>
80 /4 <i>ib</i>	AND <i>r/m8</i> , <i>imm8</i>	<i>r/m8</i> AND <i>imm8</i>
81 /4 <i>iw</i>	AND <i>r/m16</i> , <i>imm16</i>	<i>r/m16</i> AND <i>imm16</i>
81 /4 <i>id</i>	AND <i>r/m32</i> , <i>imm32</i>	<i>r/m32</i> AND <i>imm32</i>
83 /4 <i>ib</i>	AND <i>r/m16</i> , <i>imm8</i>	<i>r/m16</i> AND <i>imm8</i> (<i>sign-extended</i>)
83 /4 <i>ib</i>	AND <i>r/m32</i> , <i>imm8</i>	<i>r/m32</i> AND <i>imm8</i> (<i>sign-extended</i>)
20 / <i>r</i>	AND <i>r/m8</i> , <i>r8</i>	<i>r/m8</i> AND <i>r8</i>
21 / <i>r</i>	AND <i>r/m16</i> , <i>r16</i>	<i>r/m16</i> AND <i>r16</i>
21 / <i>r</i>	AND <i>r/m32</i> , <i>r32</i>	<i>r/m32</i> AND <i>r32</i>
22 / <i>r</i>	AND <i>r8</i> , <i>r/m8</i>	<i>r8</i> AND <i>r/m8</i>
23 / <i>r</i>	AND <i>r16</i> , <i>r/m16</i>	<i>r16</i> AND <i>r/m16</i>
23 / <i>r</i>	AND <i>r32</i> , <i>r/m32</i>	<i>r32</i> AND <i>r/m32</i>

SOURCE: <http://download.intel.com/design/intarch/manuals/24319101.pdf>

From Intel Manual

Description

This instruction performs a bitwise AND operation on the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. Two memory operands cannot, however, be used in one instruction. Each bit of the instruction result is a 1 if both corresponding bits of the operands are 1; otherwise, it becomes a 0.

Operation

DEST ← DEST AND SRC;

Flags Affected

The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

From Intel Manual

Protected Mode Exceptions

#GP(0)	If the destination operand points to a nonwritable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a null segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

SOURCE: <http://download.intel.com/design/intarch/manuals/24319101.pdf>