

ARDUINO AND THE AVR PROCESSOR

PROF. HARRY PORTER
PORTLAND STATE UNIV.
cs.pdx.edu/~harry

THE AVR MICROPROCESSOR

ARCHITECTURE & ISA

REGISTERS

INSTRUCTIONS

THE ARDUINO

THE SINGLE-BOARD COMPUTER

INTEGRATED DEVELOPMENT

ENVIRONMENT (IDE)

HOW TO PROGRAM IT.

DEMO

SETUP

A SMALL PROGRAM

COMPILING + DOWNLOADING

CONTROLLING DEVICES


SENSORS + ACTUATORS

THE "AVR" ARCHITECTURE

COMPANY: ATMEL

PRODUCTS:

- AVR Processors
"Micro" Controller
- ARM[⊗] Processors
For Linux/Phones/etc.
- Other Electronic Products



AVR SERIES

- AT tiny
- AT mega
 - ATmega 328P
 - ATmega 2560
 - ⋮ other chips
- OTHERS

The chip on the Arduino "UNO"

The chip on the Arduino "Mega2560"

⊗ And other companies make ARM chips.

ARDUINO

ARDUINO BOARDS

"UNO"

\$24⁰⁰

"Mega 2560"

\$40⁰⁰

"Due"

Uses an ARM Processor.
Bigger + Faster

ARDUINO SOFTWARE

INTEGRATED DEVELOPMENT ENVIRONMENT (IDE)

PROGRAMMING IN "C"

- EDITOR
 - COMPILER
 - DOWNLOADING FRAMEWORK
- All combined

They say "UPLOADING"...

RUNS ON YOUR MAC / LINUX / PC

"UNO" BOARD

PROCESSOR:

ATmega328P
chip
DIP-28

AVR instruction Set.

SRAM: 2 Kbytes

FLASH: 32 Kbytes

SPEED: 16 MHz (\approx 16 MIPS)

UART: 1 (Serial Interface)

EEPROM: 1024 bytes.

POWER:

7-12 Volts

- 9V Battery
- USB cable.

201:
All on one chip
"System on a Chip"

INPUT/OUTPUT PINS: 14

DIGITAL I/O (0 = LOW, 1 = HIGH)

ALSO: 6 PINS CAN BE USED
FOR PWM ←

Pulse-Width Modulation: for
controlling SERVO motors

ANALOG INPUT PINS: 6

USB: TO DOWNLOAD PROGRAM TO BOARD. 4

INSTRUCTIONS:

- All code must be in FLASH.
- 16-bit words.
- INSTRUCTIONS ARE 1 OR 2 WORDS.
(16 OR 32 bits)

REGISTERS

- 32 Regs
- 8-bits in size.

The first 16 have direct addressing:
"r0, r1, ... r15"

REGISTERS ARE MAPPED INTO
LOW MEMORY ADDRESSES.

MEM. ADDRESSES

00_x - 1F_x

20_x - 5F_x

60_x - FF_x

100_x - and up

REGISTERS (32)

I/O REGISTERS (64)

MEMORY MAPPED REGS (160)
↑ EXTENDED I/O REGS

SRAM (1.75K) = 1792

REGISTERS

r0 - r15, r16 - r31

These use a different address mode.

I/O PORTS "REGS"

0 - 31, 32 - 63

INSTRUCTIONS

TWO STAGE PIPELINE

- FETCH next instruction
- EXECUTE current instruction

Simultaneous

CYCLES PER INSTRUCTION:

MOST INSTRUCTIONS TAKE 1 CYCLE.

1 MHz \rightarrow 1 MIPS (Million Instructions per second)

16 MHz \rightarrow 16 MIPS

OTHERS TAKE 2, 3, 4, OR 5 CYCLES.

EXAMPLES: 16-BIT ADD; MULTIPLY.

LOAD, STORE, BRANCHES: 2 CYCLES.

ISA: INSTRUCTION SET ARCHITECTURE

AVR (Aif and Vegard's RISC Processor)

NORWEGIAN INSTITUTE OF TECHNOLOGY (NTH)



NORDIC SEMICONDUCTOR

DESIGNED TO EXECUTE "C" CODE.

16-bit Registers

Names: "X", "Y", "Z"


REGISTERS $r0 - r31$ ARE 8-bits.



SREG: STATUS REGISTER


EIGHT BITS

- C = CARRY
- Z = ZERO
- N = NEGATIVE/SIGN
- V = OVERFLOW
- S = $N \oplus V$
- H = Half Carry
- T = For BIT Load/Store
- I = INTERRUPTS ENABLED



THE STACK

- REGISTER: "SP" (16-bits)
- THE STACK IS IN SRAM.
- THE STACK GROWS DOWNWARD.
- "SP" IS DEFINED AS ONE OF THE "I/O REGISTERS".



- INITIALIZED ON POWER-UP TO END OF SRAM.
- USED IN THESE INSTRUCTIONS:
PUSH
POP
CALL
RET

FLASH MEMORY

CONTAINS INSTRUCTIONS.

ORGANIZATION:


16K x 2 bytes

INSTRUCTION LENGTH: 2 bytes
(SOME TAKE 4 bytes)

PROGRAM COUNTER: 14 bits

$2^{14} = 16K$

FLASH MEMORY



APPLICATION PROGRAM

BOOT LOADER

ADD INSTRUCTIONS

ADD

add r7, r4

$r7 \leftarrow r7 + r4$

sets Carry bit

8 bit addition

1 cycle.

ADC


adc r8, r5

$r8 \leftarrow r8 + r5 + \text{Carry}$

Uses Carry bit

Also sets carry out.

1 cycle.



IMMEDIATE DATA

ADIW

r7, 123

Register Pair
r8:r7

6-bits of immediate data

6-bits unsigned.

(8-bit values in some cases)

16-Bit Addition

ARITHMETIC AND LOGIC INSTRUCTIONS

ADD

SUBTRACT

INCREMENT

DECREMENT

AND

OR

EXCLUSIVE-OR

COMPLEMENT

NEGATE

COMPARE

SWAP

SHIFT

ADD ADC ADIW

SUB SUBI SBC SBCI SBIW

INC

DEC

AND ANDI

OR ORI

EOR

COM


NEG

CP CPC CPI

SWAP (nibbles)

LSR ROR ASR ROL

INSTRUCTION ENCODING




0 = NO CARRY
1 = WITH CARRY

add Rd, Rr (No carry)
adc Rd, Rr (With carry)

ROL Rotate Left Through Carry (1 bit)



LSL Left Shift Logical (1 bit)



Same encoding, except $Rd = Rr$

rol Rd ← like "adc" w/ $Rd = Rr$
lsl Rd ← like "add" w/ $Rd = Rr$

MULTIPLY

8-bit x 8-bit → 16-bit

2 cycles

MUL unsigned

MULS signed

MULSU signed x unsigned.

The result always goes into R1:R0.

FRACTIONAL MULTIPLY

FMUL, FMULS, FMULSU

Also performs shifting

16-bit x 16-bit → 32-bit

Requires 16 instructions

DIVIDE

Sorry ☹

Write a subroutine!

MOV

```
mov r8, r3
movw r8, r3
```

```
r8 ← r3
r9:r8 ← r4:r3
```

LOAD FROM MEMORY

```
ld r3, X
ld r3, X+
ld r3, --X
```

```
r3 ← M[X]
r3 ← M[X++]
r3 ← M[--X]
```

Any reg

Must be "X", "X+", or "--X"

```
lds r3, address
```

16-bit address; instr is 32-bits

"Data Space" = SRAM

```
lpm r3, Z
lpm r3, Z+
```

"Program Memory" = FLASH

Register is always "Z";
Optional Post-Increment

ALSO FOR "STORE"

BRANCHING

CONDITIONAL BRANCHES

BR_{xx} Test Status Reg and Branch.

JUMP UNCONDITIONALLY

JMP • Absolute Address
• PC-Relative (with 12-bit offset)

IJMP INDIRECT THROUGH THE "Z" REGISTER

SKIP INSTRUCTION

SB_{xx} Test Status Reg flags and skip the next instruction if true.

PUSH/POP

PUSH
POP

Push/Pop 8-bit reg. to/from the stack

CALL/RETURN

CALL
RET

← Absolute Addr or PC-Relative with 12 bit offset.

NOP

NOP

BREAK

BREAK

Uses ON-CHIP debug system.
Not used in application s/w.
Set CPU to "STOPPED" mode

SLEEP

SLEEP

Put the chip in "SLEEP"
Mode.

WATCHDOG RESET

WDR

Reset the watchdog
timer.

STORE INTO PROGRAM MEMORY

Write all
ones.

Can erase Pages in FLASH memory.

Can write bits to pages in
FLASH memory.

Can set bootloader LOCK bits.

Set some
bits to
zero.

INTERRUPT MODEL

"GLOBAL INTERRUPT ENABLED BIT"

1 BIT IN THE STATUS REGISTER

"I" = ENABLED/DISABLED.

MANY SOURCES OF INTERRUPT

I/O DEVICES: *

- SERIAL COM (UART): I/O COMPLETED.
- EEPROM READY
- STORE FLASH MEMORY READY.
- TIMER
- ANALOG COMPARATOR.
- RESET PIN (Pin 9 on the chip)
- EXTERNAL INTERRUPTS (pins 16, 17, 3)

EACH INTERRUPT SOURCE HAS ITS OWN "INTERRUPT ENABLED/DISABLED" BIT.

* More complex: Many devices have several types of interrupts.

EXAMPLE: "timer" (9 interrupts)
"serial" (3 interrupts)

RESET

POWER-ON RESET: SUPPLY VOLTAGE

EXTERNAL RESET: EXTERNAL PIN
(BUTTON)

WATCH DOG TIMER:

IF THE "Watchdog" system is enabled...

Software must periodically "feed the dog". (eg every 1 second)
(Issue appropriate instruction)

Failure (eg. Software bugs/looping) will cause a system reset.

BROWN-OUT DETECTOR:

If enabled...

A reset will occur if voltage falls below a threshold.

INTERRUPT VECTOR

LOCATED IN PROGRAM (FLASH) MEMORY.


STARTS AT ADDRESS 0000x

26 ENTRIES.

2 WORDS (= 16 x 2 = 32 bits) PER ENTRY.

<u>Address</u>	
0000	RESET
0002	EXTERNAL INTERRUPT (PIN 16)
⋮	
000C	WATCHDOG TIME-OUT
⋮	
001C	TIMER
⋮	
0024	UART/SERIAL RECV. COMPLETE
⋮	

EACH ENTRY CONTAINS A "JMP"



INTERRUPT HANDLING

WHEN THE INTERRUPT OCCURS...

(IS IT ENABLED? - WAIT IF NECESSARY.)

- GLOBAL INTERRUPT ENABLED BIT ("I")
in status reg is CLEARED (=Disabled)
- STORE PC on the STACK.
- Load PC from the INTERRUPT VECTOR.
- BEGIN EXECUTING THE Interrupt Handler.
("INTERRUPT SERVICE ROUTINE" = ISR)
- The Interrupt handler ends by
executing
RETI Return from interrupt.
- Pop PC from STACK
- SET THE "I" BIT
(back to "enabled")

ARDUINO IDE ← FREE!

- INCLUDES A "C" COMPILER
(+ ASSEMBLER + LINKER)
- YOU INVOKE FUNCTIONS TO PERFORM I/O.
- THEY PROVIDE A LIBRARY OF FUNCTIONS.
- EASY TO USE (IMHO)
- ALSO INCLUDES SOME DEMO PROGRAMS.
- THE "EXECUTABLE" IS IN "INTEL HEX" FORMAT.
- COMMUNICATES w/ THE BOARD USING USB (OR SERIAL COM)
- BOOTLOADER ON BOARD RECEIVES THE EXECUTABLE AND WRITES IT TO FLASH.
- "RESET" BUTTON — Interrupt causes a Jump to the PROGRAM in FLASH. 22

WHAT IS MISSING?

- NO PAGE TABLES
→ NO VIRTUAL MEMORY
- NO "SYSTEM"/"USER" MODES
→ NO PROTECTED KERNEL

NO
UNIX

- SMALL ADDRESSES
→ NEVER MUCH MEMORY

- SMALL REGISTERS
- NO CACHE
- MINIMAL PIPELINING
- SLOW CLOCK
- NO FLOATING POINT

POOR
PERFORMANCE

- NO "NUMBER CRUNCHING"
- NO GRAPHICS

STRENGTHS

- SIMPLE ISA
NOT TOO COMPLICATED!
- LOW COST
- LOW POWER
- SMALL
ENTIRE SYSTEM IS SMALL
- GOOD SOFTWARE SUPPORT
EASY-TO-USE IDE
- FOCUS ON
DIGITAL I/O
ANALOG I/O
PULSE WIDTH MODULATION

MODERN MICROCONTROLLER
GOOD FOR EMBEDDED APPLICATIONS

- ROBOTS
- APPLIANCES

DEMO


BUTTON

- DIGITAL INPUT PIN




LED

- DIGITAL OUTPUT PIN




POTENTIOMETER

- ANALOG INPUT PIN



SERVO MOTOR

- PULSE WIDTH MODULATED OUTPUT




PULSE WIDTH MODULATION (PWM)

GOAL: SEND A VALUE OVER A WIRE.
(eg RANGING FROM 0% TO 100%)


OPTION 1: ANALOG; VARY THE VOLTAGE.

OPTION 2: PWM!


VALUE = 0%



VALUE = 50%



VALUE = 100%



DETAILS

CYCLE TIME = 20ms
(i.e., 50 Hz)

PULSE WIDTH:

1 ms = 0%

⋮

2 ms = 100%

PROGRAM IN "C"

GOAL:

Read from I/O pin ("BUTTON").

Write to I/O pin ("LED")

PRESSED \Rightarrow LED ON

CODE

```
void setup () {  
    pinMode (3, INPUT);  
    pinMode (5, OUTPUT);  
}  
void loop () {  
    int i;  
    i = digitalRead (3);  
    digitalWrite (5, i);  
}
```

GOAL

READ POTENTIOMETER
(0-1023) ← PIN A0
UPDATE SERVO POSITION
(0°-180°) ← PIN 9
REPEAT FOREVER

CODE

```
#include <Servo.h>
Servo myServo;
int i;
void setup () {
  myServo.attach(9);
}
void loop () {
  i = analogRead(A0);
  i = map(i, 0, 1023, 0, 180);
  myServo.write(i);
}
```

BOOK

"GETTING STARTED WITH ARDUINO"

MASSIMO BANZI

MAKE MAGAZINE / O'REILLY

STARTER KIT

"SPARKFUN INVENTOR'S KIT"

\$90 - \$100