## Heterogeneous Parallel Computing

- Use the best match for the job (heterogeneity in mobile SOC)



## CPU and GPU are designed very differently

## CPU

Latency Oriented Cores
Chip


Local Cache

Registers
SIMD Unit

## CPUs: Latency Oriented Design

| Control | AㄴU | AlU | Powerful ALU |
| :---: | :---: | :---: | :---: |
|  |  |  | - Reduced operation latency |
|  | ALU | ALU | Large caches |
| Cacht |  |  | - Convert long latency memory accesses to short latency cache accesses |
|  |  |  | Sophisticated control |
| DRAM |  |  | - Branch prediction for reduced branch latency |
|  |  |  | - Data forwarding for reduced data latency |

## GPUs: Throughput Oriented Design



- Small caches
- To boost memory throughput
- Simple control
- No branch prediction
- No data forwarding
- Energy efficient ALUs
- Many, long latency but heavily pipelined for high throughput
- Require massive number of threads to tolerate latencies
- Threading logic
- Thread state


## Winning Applications Use Both CPU and GPU

- CPUs for sequential parts where latency matters
- CPUs can be 10X+ faster than GPUs for sequential code
- GPUs for parallel parts where throughput wins
- GPUs can be 10X+ faster than CPUs for parallel code


## Data Parallelism - Vector Addition Example



## Vector Addition - Traditional C Code

```
// Compute vector sum C = A + B
void vecAdd(float *h_A, float *h_B, float *h_C, int n)
{
int i;
for (i = 0; i<n; i++) h_C[i] = h_A[i] + h_B[i];
```

\}
int main()
\{
// Memory allocation for $h_{-} A, h_{-}$, and $h$ C
// I/O to read h_A and h_B, $N$ elements
vecAdd (h_A, h_B, h_C, N) ;

## Heterogeneous Computing vecAdd CUDA Host Code

## Part 1



```
#include <cuda.h>
void vecAdd(float *h_A, float *h_B, float *h_C, int n)
{
    int size = n* sizeof(float);
    float *d_A, *d_B, *d_C;
    // Part }
    // Allocate device memory for A, B, and C
    // copy A and B to device memory
    // Part 2
    // Kernel launch code - the device performs the actual vector addition
    // Part 3
    // copy C from the device memory
    // Free device vectors
}
```


## Partial Overview of CUDA Memories

- Device code can:

- R/W per-thread registers
- R/W all-shared global memory

Host code can

- Transfer data to/from per grid global memory

We will cover more memory types and more sophisticated memory models later.

## CUDA Device Memory Management API functions



## Host-Device Data Transfer API functions

## - cudaMemcpy()



- memory data transfer
- Requires four parameters
- Pointer to destination
- Pointer to source
- Number of bytes copied
- Type/Direction of transfer
- Transfer to device is asynchronous


## Vector Addition Host Code

```
void vecAdd(float *h_A, float *h_B, float *h_C, int n)
{
    int size = n * sizeof(float); float *d_A, *d_B, *d_C;
    cudaMalloc((void **) &d_A, size);
    cudaMemcpy(d_A, h_A, size, cudaMemcpyHostToDevice);
    cudaMalloc((void **) &d_B, size);
    cudaMemcpy(d_B, h_B, size, cudaMemcpyHostToDevice);
    cudaMalloc((void **) &d_C, size);
    // Kernel invocation code - to be shown later
    cudaMemcpy(h_C, d_C, size, cudaMemcpyDeviceToHost);
    cudaFree(d_A); cudaFree(d_B); cudaFree (d_C);
}
```


## In Practice, Check for API Errors in Host Code

```
cudaError_t err = cudaMalloc((void **) &d_A, size);
if (err != cudaSuccess) {
    printf("%s in %s at line %d\n", cudaGetErrorString(err),
```

$\qquad$

``` FILE
    __LINE__);
    exit(EXIT_FAILURE);
}
```


## CUDA Execution Model

- Heterogeneous host (CPU) + device (GPU) application C program
- Serial parts in host C code
- Parallel parts in device SPMD kernel code



## A program at the ISA level

- A program is a set of instructions stored in memory that can be read, interpreted, and executed by the hardware.
- Both CPUs and GPUs are designed based on (different) instruction sets
- Program instructions operate on data stored in memory and/or registers.


## A Thread as a Von-Neumann Processor

A thread is a "virtualized" or<br>"abstracted"<br>Von-Neumann Processor



## Arrays of Parallel Threads

- A CUDA kernel is executed by a grid (array) of threads
- All threads in a grid run the same kernel code (Single Program Multiple Data)
- Each thread has indexes that it uses to compute memory addresses and make control decisions



## Thread Blocks: Scalable Cooperation

Thread Block 0


Thread Block N-1


- Divide thread array into multiple blocks
- Threads within a block cooperate via shared memory, atomic operations and barrier synchronization
- Threads in different blocks do not interact


## blockIdx and threadldx

- Each thread uses indices to decide what data to work on
- blockldx: 1D, 2D, or 3D (CUDA 4.0)
- threadldx: 1D, 2D, or 3D
- Simplifies memory addressing when processing multidimensional data
- Image processing
- Solving PDEs on volumes


## device



## GPU Teaching Kit

Accelerated Computing

## II ILLINOIS

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

