Heterogeneous Parallel Computing

- Use the best match for the job (heterogeneity in mobile SOC)



CPU and GPU are designed very differently





CPUs: Latency Oriented Design



- Powerful ALU
 - Reduced operation latency
- Large caches
 - Convert long latency memory accesses to short latency cache accesses
- Sophisticated control
 - Branch prediction for reduced branch latency
 - Data forwarding for reduced data latency

GPUs: Throughput Oriented Design



- Small caches
 - To boost memory throughput
- Simple control
 - No branch prediction
 - No data forwarding
- Energy efficient ALUs
 - Many, long latency but heavily pipelined for high throughput
- Require massive number of threads to tolerate latencies
 - Threading logic
 - Thread state

Winning Applications Use Both CPU and GPU

- CPUs for sequential parts where latency matters
 - CPUs can be 10X+ faster than GPUs for sequential code

- GPUs for parallel parts where throughput wins
 - GPUs can be 10X+ faster than CPUs for parallel code

Data Parallelism - Vector Addition Example





2

Vector Addition – Traditional C Code

```
// Compute vector sum C = A + B
void vecAdd(float *h A, float *h B, float *h C, int n)
{
    int i;
    for (i = 0; i < n; i++) h C[i] = h A[i] + h B[i];
}
int main()
    // Memory allocation for h A, h B, and h C
    // I/O to read h A and h B, N elements
    ...
    vecAdd(h A, h B, h C, N);
```



}

Heterogeneous Computing vecAdd CUDA Host Code





#include <cuda.h>
void vecAdd(float *h_A, float *h_B, float *h_C, int n)
{
 int size = n* sizeof(float);
 float *d_A, *d_B, *d_C;
 // Part 1
 // Allocate device memory for A, B, and C
 // copy A and B to device memory

// Part 2

// Kernel launch code - the device performs the actual vector addition

// Part 3

// copy C from the device memory

// Free device vectors

Partial Overview of CUDA Memories



- Device code can:
 - R/W per-thread registers
 - R/W all-shared global memory
- Host code can
 - Transfer data to/from per grid global memory

We will cover more memory types and more sophisticated memory models later.



CUDA Device Memory Management API functions



- cudaMalloc()
 - Allocates an object in the device <u>global memory</u>
 - Two parameters
 - Address of a pointer to the allocated object
 - Size of allocated object in terms of bytes
- cudaFree()
 - Frees object from device global memory
 - One parameter
 - Pointer to freed object

Host-Device Data Transfer API functions



- cudaMemcpy()
 - memory data transfer
 - Requires four parameters
 - Pointer to destination
 - Pointer to source
 - Number of bytes copied
 - Type/Direction of transfer
 - Transfer to device is asynchronous

Vector Addition Host Code

```
void vecAdd(float *h_A, float *h_B, float *h_C, int n)
{
    int size = n * sizeof(float); float *d_A, *d_B, *d_C;
    cudaMalloc((void **) &d_A, size);
    cudaMemcpy(d_A, h_A, size, cudaMemcpyHostToDevice);
    cudaMalloc((void **) &d_B, size);
    cudaMemcpy(d_B, h_B, size, cudaMemcpyHostToDevice);
    cudaMalloc((void **) &d_C, size);
```

```
// Kernel invocation code - to be shown later
```

```
cudaMemcpy(h_C, d_C, size, cudaMemcpyDeviceToHost);
cudaFree(d_A); cudaFree(d_B); cudaFree (d_C);
```

}

In Practice, Check for API Errors in Host Code

```
cudaError_t err = cudaMalloc((void **) &d_A, size);
```

```
if (err != cudaSuccess) {
    printf("%s in %s at line %d\n", cudaGetErrorString(err), __FILE__,
    __LINE__);
    exit(EXIT_FAILURE);
}
```

CUDA Execution Model

- Heterogeneous host (CPU) + device (GPU) application C program
 - Serial parts in host C code
 - Parallel parts in device SPMD kernel code



A program at the ISA level

- A program is a set of instructions stored in memory that can be read, interpreted, and executed by the hardware.
 - Both CPUs and GPUs are designed based on (different) instruction sets
- Program instructions operate on data stored in memory and/or registers.

A Thread as a Von-Neumann Processor

A thread is a "virtualized" or "abstracted" Von-Neumann Processor



Arrays of Parallel Threads

- A CUDA kernel is executed by a grid (array) of threads
 - All threads in a grid run the same kernel code (Single Program Multiple Data)
 - Each thread has indexes that it uses to compute memory addresses and make control decisions



Thread Blocks: Scalable Cooperation



- Divide thread array into multiple blocks
 - Threads within a block cooperate via shared memory, atomic operations and barrier synchronization
 - Threads in different blocks do not interact

blockIdx and threadIdx

- Each thread uses indices to decide what data to work on
 - blockIdx: 1D, 2D, or 3D (CUDA 4.0)
 - threadIdx: 1D, 2D, or 3D
- Simplifies memory addressing when processing multidimensional data
 - Image processing
 - Solving PDEs on volumes



🐵 NVIDIA

ILLINOIS



GPU Teaching Kit

Accelerated Computing





The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the <u>Creative Commons Attribution-NonCommercial 4.0 International License.</u>